Committed to connecting the world

  •  
ITU GSR 2024

ITU-T work programme

[2017-2020] : [SG5] : [Q5/5]

[Declared patent(s)]  - [Publication]

Work item: K.Suppl.11 to ITU-T K.131 (ex Revised K.Suppl. 11 to K.131)
Subject/title: Soft error measures for field programmable gate arrays
Status: Agreed on 2018-09-21 
Approval process: Agreement
Type of work item: Supplement
Version: Rev.
Equivalent number: -
Timing: -
Liaison: -
Supporting members: -
Summary: Supplement 11 to ITU-T K-series of Recommendations describes soft error mitigation for field programmable gate arrays (FPGAs). FPGAs are a mainstream component of recent large scale integrated circuits (LSIs), and many FPGAs are used as the main component in equipment for communication. First, this Supplement describes trends of soft error rates corresponding with the miniaturization of manufacturing process rules for semiconductors, and outlines mitigation techniques such as materials, physical layout and design tools that FPGA venders provide to users. Second, this Supplement discusses the design methodology of communication equipment, including consideration of reliability specification by using these mitigation measures. Finally, this Supplement discusses recent trends for mitigation measures for FPGAs.
Comment: -
Reference(s):
  Historic references:
-
Contact(s):
ITU-T A.5 justification(s):
Generate A.5 drat TD
-
[Submit new A.5 justification ]
See guidelines for creating & submitting ITU-T A.5 justifications
First registration in the WP: 2018-09-12 00:00:00
Last update: 2018-11-02 17:50:23