 |
|
 |
|
| |
Home
: ITU-R
: Publications
: Recommendations
: S Series
: S.1521 |
Recently posted -
Search Recommendations |
| |
|
| S.1521 : Allowable error performance for a hypothetical reference digital path based on synchronous digital hierarchy
|
|
Recommendation S.1521
|
|
Approved in 2010-01
|
|
Managed by R00-SG04
|
|
|
| Main |
Number
|
Title |
Status |
Questions |
S.1521-1 (01/2010)
|
Allowable error performance for a hypothetical reference digital path based on synchronous digital hierarchy
|
In force (Main)
|
N/A
|
|
| Previous versions |
Number
|
Title |
Status |
Questions |
S.1521-0 (06/2001)
|
Allowable error performance for a hypothetical reference digital path based on synchronous digital hierarchy
|
Superseded
|
N/A
|
|
