CCITT SGXV Working Party XV/1 Specialists Group on Coding for Visual Telephony

SOURCE: Chairman of DCT chip manufacturers meeting (Mike Carr).

TITLE: REPORT OF THE MEETING OF DCT CHIP MANUFACTURERS MARTLESHAM UK 24-25 MAY 1988.

1. General

The meeting of DCT chip manufacturers was held at Martlesham, Ipswich UK from May 24 to 25, 1988 at the invitation of British Telecom.

The list of participants appears as annex 2 to this report.

2. Documents for the meeting

For this meeting, 15 normal documents and 2 temporary documents were made available. Annex 1 gives an outline of each document.

3. Agenda

- 1. Description of the IDCT problem and its impact on standards.
- 2. Detailed presentation of contributions.
- 3. Demonstration of video codec hardware.
- 4. Discussion of manufacturers proposals.
- 5. Conclusions and preparation of work plan.

4. Description of the IDCT problem and its impact on standards (Agenda item 1).

The chairman opened the meeting by giving an overview of the Inverse Discrete Cosine Transform (IDCT) problem. Temporary document No. 1 was presented. The technical details of the problem that arises in interframe codecs when there is IDCT mismatch were outlined. The timescales for introduction of standards by CCITT SG XV were described. The chairman stressed that the basis for the specification of an IDCT chip needed to be agreed by September 1988. This would allow time for performance testing in video codec hardware before final inclusion of the IDCT specification in the standard by accelerated procedure in April 1989.

Information from Mr S Okubo, the chairman of CCITT SG XV/1 Specialists Group, was presented (page 4&5 of Temorary Document No 1). This described the current status of the IDCT specification in CCITT and gave a list of relevant CCITT documents.

Doc #1 entitled "Collection of contributions concerning IDCT from CCITT SGXV" was distributed.



1

5. Detailed presentation of contributions (Agenda item 2).

The meeting participants gave formal presentations of their DCT chip work. A summary of each document and presentation is included as Annex 2 to this report.

Six companies (Thomson, ATT, INMOS, CCETT, Telettra, ANT) indicated that they were already in the process of making DCT chips. Only two companies designs (INMOS and CCETT) fully meet the IDCT specification distributed by Barry Haskell (Annex 3 to Doc. 346R of CCITT SGXV/1 SPECIALISTS GROUP). Telettra and Thomson had firm plans to make improved versions of their chips which would meet the current IDCT specification.

Most manufacturers indicated that the most difficult parameter to meet in the IDCT specification was the mean squared error requirement of 2%. If the mean squared error requirement could be relaxed to 6% then nearly all of the manufacturers designs could meet the IDCT specification.

J Guichard (CNET) presented Doc #3 and a video tape showing simulation results using RM5 at 64kbit/s on Miss America and Clare. An ideal transform was used at the encoder and a simulation of the Thomson chip at the decoder. Even though the Thomson chip design has a mean squared error performance of 3%, no visible mismatch error could be seen on the video tape demonstration. This supported the manufacturers proposal to relax the mean squared error requirement. J Guichard indicated that he felt the sensitive parameter in the specification was the mean error performance and not the mean squared error performance. Further work was continuing at CNET to confirm this.

It was pointed out that tests on visibility of the mismatch error conducted to date had concentrated on establishing the error at the decoder when used with an ideal transform at the encoder. In practice non ideal transforms will be used at the encoder and decoder and so the mismatch problem may in fact be rather worse than is currently seen in demonstrations. This may result in the current specification being tightened.

6. Demonstration of video codec hardware (Agenda item 3).

This presentation by Mr G Morrison (BTRL) demonstrated the British Telecom flexible codec hardware working at 384kbit/s with IDCT mismatch at the decoder. Mismatch was achieved by using the flexible hardware IDCT at the encoder and an IDCT with 12 bit coefficients (rounded) at the decoder. The inter 1D transform data was also truncated to 12 bits at the decoder during the test. With the codecs systematic update procedure switched off then mismatch could be clearly seen after only 10 to 15 seconds. Mismatch was difficult to see with systematic update switched on.

7. Discussion of manufacturers proposals and plans (Agenda items 4 & 5).

The previous day's demonstrations had clearly indicated that before an IDCT performance specification can be finalised more work needs to undertaken by video coding experts, taking into account combinations of IDCT performance from the various manufacturers. The issue of software models for the various chip designs was discussed with a view to making these available to picture coding experts so that compatibility checks could be undertaken.

All manufacturers stated that software models of their chip design could be made available if required. The following list was compiled giving the computers and languages used by the manufacturers:-

Thomson:	Fortran 77,	VAX
INMOS:	С,	IBM/PC
Toshiba:	Fortran,	General purpose computer.
Fujisu	Fortran,	General purpose computer.
CCETT	Pascal,	VAX
ANT	Fortran,	VAX
ATT	Fortran,C,	General purpose computer & PC
Teletra	Fortran	VAX

Difficulties concerning the transportability of the simulation code were discussed. Also, it was pointed out that picture coding simulation experts have not generally designed decoders in their software. Mismatch experiments were not immediately possible in some laboratories.

Discussion in the meeting had concentrated on the performance of the IDCT in respect of the mismatch problem. It is clear that the requirements of picture coding (without mismatch) are significantly less stringent than the performance requirement due to mismatch. If chip manufacturers could agree on one achitecture, mismatch could be reduced to zero and the complexity of chip could be significantly reduced. The chairman put this view forward to the meeting and he proposed that the chip manufacturers should collaborate and agree on single architecture for the DCT chip. This proposal generated a great deal of lively discussion. Manufacturers were in general opposed to this idea. Many views were expressed. The main points made were as follows:-

1. Differing chip manufacturers have expertise with different architectures. Fixing on one architecture would prevent some manufacturers from exploiting their existing investment in design.

2. Fixing on one architecture may prevent manufacturers from making improved DCT chip designs (eg. to meet still picture transmission requirements) which are also fully compliant with the CCITT nx384kbit/s recommendation. The CCITT design would then be very application specific (ie useful for CCITT codecs only) and this would increase the cost of the chip because the market size would be smaller.

The meeting was therefore in strong support of defining a test specification rather than a single architecture. The final 30 minutes of the meeting was used to discuss the current test specification (Annex 3 to Doc. 346R of CCITT SGXV/1 SPECIALISTS GROUP) with a view to making suggestions for improving the test procedure. Comments from several manufacturers were concerned with the generation of the random data to be used in the test procedure. The current specification merely states that a number of test blocks of random data should be generated. It does not state how this data should be done. It was also pointed out that random data was unlikely to generate sequences of critical test patterns. The test data should at least include:-

i. Arrays of 64 pels having all odd or all even data.

(j.)

ii. Arrays of 64 pels having only one non zero value.

Inmos made the point that 32-bit floating point accuracy for calculation of the reference data was probably not accurate enough. Mr Morrison stated that simulation of the flexible hardware specification needed 32 bits with integer arithmetic. 64-bit floating point accuracy should therefore be used for the reference data.

In the light of the above comments it was felt that a better test procedure would be for CCITT to prepare a reference test set of data comprising several thousand blocks with known results. The test data could then be guaranteed to contain most of the special critical conditions. The reference test set method would also prevent a situation where manufacturers designs only fail with certain random sequences and thus could be argued to pass or fail the specification depending on who tested the chip.

[END]

<u>(</u>)

Meeting of DCT chip manufacturers 24-25 May 1988 Martlesham

Summary of documents and presentations 24 May 1988

<u>Name:</u>	M D Carr (chairman)
<u>Company:</u>	British Telecom
Document:	Doc #1
<u>Summary:</u>	Collection of DCT related CCITT contributions.
Conclusions:	No specific conclusion.

Name:	M D Carr (on behalf of NTT)
Company:	NTT
Document:	Doc #2
<u>Summary:</u>	Examines the effect of truncation and rounding of matrix multiplication IDCT.
<u>Conclusions:</u>	One bit increase in M or N halves the mean squared error. The overall mean squared error is equal to the average number of errored pels. To meet current performance spec requires ($M>12$ and $N>14$) or ($M>13$ and $N>13$) when using truncation. Truncation gives worse results than rounding. When using rounding, the mean squared error specification is most difficult parameter to meet.

<u>Name:</u> Company:	J Guichard CNET
Document:	Doc #3 + video tape
Summary:	Examines IDCT error when using RM5 at 64kbit/s and the Thomson chip in the decoder.
<u>Conclusions:</u>	There is no visible mismatch error when using the Thompson chip at the decoder (Miss America and Clare sequences). This is true even though the current Thomson chip design does not meet the current performance specification in respect of mean squared error. Suggests that mean squared error requirement could be relaxed.

<u>Name:</u>	S Kritter
<u>Company:</u>	SGS-Thomson
Document:	Doc #4
Summary:	Desription of the Thomson chip and performance.
<u>Conclusions:</u>	Propose mean squared error performance should be relaxed. Current chip design available June 88. New version with improved performance available mid 89.

-22.0

•

۰.

ANNEX 1- cont

<u>Name:</u>	C Smith
Company:	INMOS
Document:	Doc #5
<u>Summary:</u>	IMOS chip specification.
Conclusions:	Meets current performance specification. Available (1st samples)
	March 89. Tried rounding to evens and simple rounding - gave no
	difference.

<u>Name:</u>	K Ohzeki
<u>Company:</u>	Toshiba
Document:	Doc #6
Summary:	Examins fast DSP implementation of full matrix IDCT. A custom silicon design was also described.
Conclusions:	Full matrix design can be implented on two very fast DSP boards (80MIPS).

<u>Name:</u>	Y Kosugi
<u>Company:</u>	Fujitsu
Document:	Doc #7
<u>Summary:</u>	Descibes video achitecture based on Fujitsu designed processor.
<u>Conclusions:</u>	No specific conclusions for IDCT problem.

Name:	JC Carlach
Company:	CCETT
Document:	Doc #8
Summary:	Examines the performance of chip design based on distributed arithmetic and 16 bit accuracy. Also other accuracies are considered.
<u>Conclusions:</u>	Current 16 bit design meets the current performance requirements. Chip will be available (samples) at the end of this year. 18 bit accuracy claims to give completely error free performance (ie no mismatch at all). Could produce 18 bit design by the end of the year.

.

<u>Name:</u>	S Cucchi
<u>Company:</u>	Telettra
Document:	Doc #9
Summary:	Performance of the Telettra DCT chip.
Conclusions:	Simplified DCT design can be achieved but mismatch with other
	IDCT chips will be a problem. Have working chip now, but this does
	not meet current CCITT performance requirement. Will be making a
	new chip with improved performance available next year. This will
1	meet the current CCITT requirements.

•

:

ANNEX 1- cont

Name:	W Jaenicke
<u>Company:</u>	ANT
Document:	Doc #10 to be distributed.
Summary:	Outline of ANT chip spec.
Conclusions:	This chip was designed for still picture applications and is on practical
	field trial at the present time. Current chip does not meet the current
	CCITT spec because of the tight mean squared error requirement. If were relaxed to 6% then all requirements would be met. May not be
	fast enough for all rates upto 2Mbit/s.

Name:V ShawCompany:on behalf of ISODocument:Doc #11.Summary:Letter from ISO SC2/WG8.Conclusions:Demands of still picture are more strict than CCITT SGXV. Require
specification for IDCT by Feb 1989.

<u>Name:</u>	V Shaw
Company:	ATT
Document:	Doc #12.
Summary:	List of IDCT requirements.
Conclusions:	No specific conclusions.

Name:	V Shaw
<u>Company:</u>	ATT
Document:	Doc #13.
Summary:	Letter to Mr Koga from B Haskell.
Conclusions:	No specific conclusions.

Name:	V Shaw
Company:	ATT
Document:	Doc #14.
Summary:	Paper from proceedings of IEEE describing ATT DCT chip.
Conclusions:	No specific conclusions.

Name:V ShawCompany:ATTDocument:Doc #15.Summary:ATT DCT chip specifiaction.Conclusions:No specific conclusions.

۴.

ANNEX 1- cont

Name:	Chairman
Company:	BT
Document:	Temporary document No1.
<u>Summary:</u>	Meeting agenda, notes from chairman of SG XV Specialists Group and
	CCITT time scales.
Conclusions:	No specific conclusions.

Name:	Chairman
<u>Company:</u>	BT
Document:	Temporary document No2.
<u>Summary:</u>	Draft summary of documents presented on the first day of the meeting.
<u>Conclusions:</u>	No specific conclusions.

. 103 201

•

:

Tel: +44 473 644505 Mike Carr British Telecom Research Labs Fax: +44 473 643791 Martlesham Heath **Ipswich IP5 7RE** UK Vernon Shaw Tel: +1 201 582 4505 Fax: +1 201 582 5654 AT&T Bell Labs 600 Mountain Avenue Room 3D539 Marray Hill New Jersey 07974 USA Tel: +49 7191 13 3524 Rolf Singer **ANT Telecommunications** Fax: +49 7191 13 5387 Geberstr 33 D-7150 Backnang FR Germany Walter Jaenicke Tel: +49 7191 13 5353 **ANT Telecommunications** Fax: +49 7191 13 5387 Gerberstr 33 D-7150 Backnang FR Germany Dr Vincent Considine Tel: +44 372 50581 Plessey Research ext 4445 Fax: +44 372 53410 Caswell Towchester Northants UK Tel: +33 9902 4765 Jean-Claude Carlach CCETT Fax: +33 9902 4098 Rue du Clos Courtel 35512 Cesson-Sevigne France +33 1 30 60 7000 Jean-Claull Tel: +33 1 30 64 0693 MHS Fax: 38Bd P Cezanne 78280 Guyanrourt Yasuhiro Kosugi Tel: +81 44 717 1111 Fax: +81 44 751 7655 Fujitsu 1015 Kamikodanaka Nakabara-ku Kawasaki 211 Japan Kazuo Ohzeki Tel: +81 44 511 2111 ext 2466 Toshiba Fax: +81 44 555 2074 1 Komukai-Toshiba-cho Saiwaiku- KAWASAKI Japan

1.10

	ANNEX 2 -cont
Colin Smith INMOS 1000 Aztec West Almondsbury Bristol UK	Tel: +44 454 616616 Fax: +44 454 617910
Greg Nunan INMOS 1000 Aztec West Almondsbury Bristol UK	Tel: +44 454 616616 Fax: +44 454 617910
Jacques Guichard CNET 38-40 Rue du General Leclerc 92131 Issy-les-Moulineaux France	Tel: +33 1 4529 5158 Fax: +33 1 4529 5435
Alain Artieri ENST Paris Dept Electronique 46 Rue Barrault 75013 Paris France	Tel: +33 1 4581 7991 Fax: +33 1 4580 4036
Sylvdin Kritter SGS-Thomson Microelectronics Avenue des Montages BP217 38019 Grenoble Cedex France	Tel: +33 7649 3600 Fax: +33 7649 3646
Geoff Morrison British Telecom Research Labs Martlesham Heath Ipswich Suffolk IP5 7RE UK	Tel: +44 473 643383 Fax: +44 473 643791
Mike Whybray British Telecom Research Labs Martlesham Heath Ipswich Suffolk IP5 7RE UK	Tel: +44 473 643829 Fax: +44 473 643791
Silvio Cucchi Telettra Trento 30 Vimercate (MI) Italy	Tel: +39 39 6655 544 Fax: +39 39 6814 83

•