## DATA COMMUNICATION OVER THE TELEPHONE NETWORK

## 4800/2400 BITS PER SECOND MODEM STANDARDIZED FOR USE IN THE GENERAL SWITCHED TELEPHONE NETWORK

ITU-T Recommendation V. 27 ter
(Extract from the Blue Book)

## NOTES

1 ITU-T Recommendation V. 27 ter was published in Fascicle VIII. 1 of the Blue Book. This file is an extract from the Blue Book. While the presentation and layout of the text might be slightly different from the Blue Book version, the contents of the file are identical to the Blue Book version and copyright conditions remain unchanged (see below).

2 In this Recommendation, the expression "Administration" is used for conciseness to indicate both a telecommunication administration and a recognized operating agency.

All rights reserved. No part of this publication may be reproduced or utilized in any form or by any means, electronic or mechanical, including photocopying and microfilm, without permission in writing from the ITU.

# 4800/2400 BITS PER SECOND MODEM STANDARDIZED FOR USE IN THE GENERAL SWITCHED TELEPHONE NETWORK 

(Geneva, 1976; amended at Geneva, 1980,<br>Malaga-Torremolinos, 1984)

The CCITT,
considering
(a) that there is a demand for data transmission at 4800 bits per second over the general switched telephone network;
(b) that a majority of connections over the general switched telephone network within some countries are capable of carrying data at 4800 bits per second;
(c) that a lower proportion of international connections in the general switched telephone network are capable of carrying data at 4800 bits per second;
(d) that other international connections in the general switched telephone network may still support operations at 2400 bits per second using a built-in fallback capability;

## unanimously declares the view

that transmission at 4800 bits per second should be allowed on the general switched telephone network. Reliable transmission cannot be guaranteed on every connection or routing and tests should be made between the most probable terminal points before a service is provided. The CCITT expects that developments during the next few years in modern technology will bring about modems of more advanced design enabling reliable transmission to be given on a much higher proportion of connections. The provisions of this Recommendation are to be regarded as provisional in order to provide service where it is urgently required and between locations where it is expected that a reasonably satisfactory service can be given;
that the characteristics of the modem for transmission at 4800 bits per second over the general switched telephone network shall provisionally be the following:

## 1 Principal characteristics

a) Use of data signalling rate of 4800 bits per second with 8 -phase differentially encoded modulation as described in Recommendation V. 27 .
b) Reduced rate capability at 2400 bits per second with 4-phase differentially encoded modulation as described in Recommendation V.26, Alternative A.
c) Provision for a backward channel at modulation rates up to 75 bauds, use of this channel being optional.
d) Inclusion of an automatic adaptive equalizer.

## 2 Line signals at 4800 and 2400 bits per second operation

### 2.1 Carrier frequency

The carrier frequency is to be $1800 \pm 1 \mathrm{~Hz}$. No separate pilot tones are provided. The power levels used will conform to Recommendation V.2.

### 2.1.1 Spectrum at 4800 bits per second

The $50 \%$ raised cosine energy spectrum shaping is equally divided between the receiver and transmitter. The energy density at 1000 Hz and 2600 Hz shall be attenuated $3.0 \mathrm{~dB} \pm 2.0 \mathrm{~dB}$ with respect to the maximum energy density between 1000 Hz and 2600 Hz .

### 2.1.2 Spectrum at 2400 bits per second

A minimum of $50 \%$ raised cosine energy spectrum shaping is equally divided between the receiver and transmitter. The energy density at 1200 Hz and 2400 Hz shall be attenuated $3.0 \mathrm{~dB} \pm 2.0 \mathrm{~dB}$ with respect to the maximum energy density between 1200 Hz and 2400 Hz .
2.2 Division of power between the forward and backward channel

Equal division between the forward and backward channels is recommended (if provided).
2.3 Operation at 4800 bits per second

### 2.3.1 Data signalling and modulation rate

The data signalling rate shall be 4800 bits per second $\pm 0.01 \%$, i.e. the modulation rate is 1600 bauds $\pm 0.01 \%$.

### 2.3.2 Encoding data bits

The data stream to be transmitted is divided into groups of three consecutive bits (tribits). Each tribit is encoded as a phase change relative to the phase of the preceding signal element (see Table 1/V. 27 ter). At the receiver, the tribits are decoded and the bits are reassembled in correct order. The left-hand digit of the tribit is the one occurring first in the data stream as it enters the modulator portion of the modem after the scrambler.

TABLE 1/V. 27 ter

| Tribit values |  |  | Phase change <br> (see Note) |
| :---: | :---: | :---: | :---: |
| 0 | 0 | 1 | $0^{\circ}$ |
| 0 | 0 | 0 | $45^{\circ}$ |
| 0 | 1 | 0 | $90^{\circ}$ |
| 0 | 1 | 1 | $135^{\circ}$ |
| 1 | 1 | 1 | $180^{\circ}$ |
| 1 | 1 | 0 | $225^{\circ}$ |
| 1 | 0 | 0 | $270^{\circ}$ |
| 1 | 0 | 1 | $315^{\circ}$ |

Note - The phase change is the actual on-line phase shift in the transition region from the centre of one signalling element to the centre of the following signalling element.

### 2.4 Operation at 2400 bits per second

### 2.4.1 Data signalling and modulation rate

The data signalling rate shall be 2400 bits per second $\pm 0.01 \%$ i.e. the modulation rate is 1200 bauds $\pm 0.01 \%$.

### 2.4.2 Encoding data bits

At 2400 bits per second the data stream is divided into groups of two bits (dibits). Each dibit is encoded as a phase change relative to the phase of the immediately preceding signal element (see Table 2/V. 27 ter). At the receiver, the dibits are decoded and the bits are reassembled in the correct order. The left-hand digit of the dibit is the one occurring first in the data stream as it enters the modulator portion of the modem after the scrambler.

TABLE 2/V. 27 ter

| Dibit values | Phase change (see Note) |
| :---: | :---: |
| 00 | $0^{\circ}$ |
| 01 | $90^{\circ}$ |
| 11 | $180^{\circ}$ |
| 10 | $270^{\circ}$ |

Note - The phase change is the actual on-line phase shift in the transition region from the centre of one signalling element to the centre of the following signalling element.

## Operating sequences

### 2.5.1 Turn-ON sequence

During the interval between the OFF to ON transition of circuit 105 and the OFF to ON transition of circuit 106, synchronizing signals for proper conditioning of the receiving modem must be generated by the transmitting modem. These are signals to establish carrier detect, AGC if required, timing synchronization, equalizer convergence and descrambler synchronization.

The synchronizing signals are defined in two separate sequences with the long sequence used once at the beginning of the established connection and the short sequence used for subsequent turn-around in which the equalizer training pattern is used to update and refine equalizer convergence.

Two sequences are defined, i.e.:
a) a short one for turn-around operation,
b) a longer one for initial establishment of connection.

The sequence b) is only used after the first OFF to ON transition of circuit 105 following the OFF to ON transition of circuit 107, or at the OFF to ON transition of circuit 107 if the circuit 105 is already ON. After every subsequent OFF to ON transition of circuit 105, the sequence a) is used.

The sequences, for both data rates, are divided into five segments as in Table 3/V. 27 ter.
2.5.1.1 The composition of Segment 3 is continuous $180^{\circ}$ phase reversals on line for 14 symbol intervals in the case of sequence a), for 50 symbol intervals in the case of sequence b).
2.5.1.2 Segment 4 is composed of an equalizer conditioning pattern which is derived from a pseudo-random sequence generated by the polynomial:

$$
1+x^{-6}+x^{-7}
$$

For operation at both $4800 \mathrm{bit} / \mathrm{s}$ and $2400 \mathrm{bit} / \mathrm{s}$, the equalizer conditioning pattern is derived by using every third bit of the pseudo-random sequence defined by the polynomial. When the derived pattern contains a ZERO, $0^{\circ}$ phase change is transmitted; when it contains a ONE, $180^{\circ}$ phase change is transmitted. Segment 4 begins with $0^{\circ}, 180^{\circ}$, $180^{\circ}, 180^{\circ}, 180^{\circ}, 180^{\circ}, 0^{\circ}, \ldots$ according to the derived pattern and continues for 58 symbol intervals in the case of sequence a) and for 1074 symbol intervals in the case of sequence b). An example of the detailed sequence generation is described in Appendix I.
2.5.1.3 Segment 5 commences transmission according to the encoding described in $\S \S 2.3$ and 2.4 above with continuous data ONEs applied to the input of the data scrambler. Segment 5 is 8 symbol intervals. At the end of Segment 5 , circuit 106 is turned ON and user data are applied to the input of the data scrambler.
2.5.1.4 The phase change sequences for Segments 4 and 5 for 4800 bit/s and 2400 bit/s are shown in Table 4/V. 27 ter.

TABLE 3/V. 27 ter

|  | Segment 1 | Segment 2 | Segment 3 | Segment 4 | Segment 5 | $\begin{array}{r} \text { Total of } \\ 1,2,3, \end{array}$ | egments <br> and 5 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Type of line signal | Unmodulated carrier | No transmitted energy | Continuous $180^{\circ}$ phase reversals | $0^{\circ}-180^{\circ}$ <br> 2-phase <br> equalizer <br> conditioning <br> pattern | Continuous scrambled ONEs | Nominal Total "Turn-ON" sequence time |  |
|  |  |  |  |  |  | 4800 bit/s | $2400 \mathrm{bit} / \mathrm{s}$ |
| Protection against talker echo | $\begin{aligned} & 185 \mathrm{~ms} \\ & \text { to } \\ & 200 \mathrm{~ms} \end{aligned}$ | $\begin{gathered} 20 \mathrm{~ms} \\ \text { to } \\ 25 \mathrm{~ms} \end{gathered}$ | a) 14 SI <br> b) 50 SI | a) 58 SI <br> b) 1074 SI | 8 SI | a) 265 ms <br> b) 923 ms | a) 281 ms <br> b) 1158 ms |
| Without any protection | 0 ms | 0 ms | a) 14 SI <br> b) 50 SI | a) 58 SI <br> b) 1074 SI | 8 SI | a) 50 ms <br> b) 708 ms | a) 66 ms <br> b) 943 ms |

SI $=$ symbol intervals. The durations of Segments 3, 4 and 5 are expressed in number of symbol intervals, these numbers being the same in the fallback operation.

TABLE 4/V. $27 \mathrm{ter}^{\mathrm{a})}$

| Data speed |  | Segment 4 | Segment 5 |
| :---: | :---: | :---: | :---: |
| $4800 \mathrm{bit} / \mathrm{s}$ | Phase change <br> PRS ${ }^{\text {b) }}$ | $0^{\circ} 180^{\circ} 180^{\circ} 180^{\circ} 180^{\circ} 180^{\circ} 0^{\circ} \ldots \ldots . .180^{\circ} 180^{\circ} 0^{\circ} 0^{\circ}$ <br> $\underline{0} 11 \underline{101} \underline{101} \underline{100} \underline{100} \underline{101} \underline{0} 1 \ldots . .$. | $270^{\circ} 225^{\circ} 315^{\circ} 90^{\circ} 45^{\circ} 45^{\circ} 180^{\circ} 180^{\circ}$ <br> 100110101010000000111111 |
| $2400 \mathrm{bit} / \mathrm{s}$ | Phase change PRS b) | $0^{\circ} 180^{\circ} 180^{\circ} 180^{\circ} 180^{\circ} 180^{\circ} 0^{\circ} \ldots \ldots . .180^{\circ} 180^{\circ} 0^{\circ} 0^{\circ}$ <br> $\underline{0} 11 \underline{101} \underline{101} \underline{100} \underline{100} \underline{101} \underline{0} 01 \ldots . .$. . $110 \underline{100} \underline{0} 10 \underline{0} 01$ | $270^{\circ} 90^{\circ} 270^{\circ} 270^{\circ} 270^{\circ} 270^{\circ} 0^{\circ} 0^{\circ}$ $\begin{array}{llllllll}10 & 01 & 10 & 10 & 10 & 10 & 00 & 00\end{array}$ |
|  | Duration | $\qquad$ 58 or 1074 symbol intervals $\qquad$ <br> (Beginning and ending PRS and symbol sequences are the same for both lengths) | $\longleftarrow 8$ symbol intervals $\longrightarrow$ |

${ }^{\text {a) }}$ For a description of how the alternative sequences for Segment 4 and 5 may be generated, refer to the Note at the end of Appendix I.
b) PRS is the pseudo-random sequence defined in $\S$ 2.5.1.2. The underlined bits determine the phase changes.

### 2.5.2 Turn-OFF sequence

The line signal emitted after the ON to OFF transition of circuit 105 is divided into two segments as in Table 5/V. 27 ter.

TABLE 5/V. 27 ter

|  | Segment A | Segment B | Total <br> Turn-OFF time |
| :---: | :---: | :---: | :---: |
| Type of line signals | Remaining data followed by <br> continous scrambled ONEs | No transmitted energy | Total of Segments A and B |
| With or without <br> protection against talker <br> echo | 5 ms to 10 ms | 20 ms | 25 ms to 30 ms |

If an OFF to ON transition of circuit 105 occurs during the Turn-OFF sequence, it will not be taken into account until the end of the Turn-OFF sequence.

In addition, if circuit 105 goes ON during the reception of the Segment A of the Turn-OFF sequence, optionally the transmission of the Turn-ON sequence shall be started within a time period of less than 20 ms after the end of reception of Segment A.

## 3 Received signal frequency tolerance

Noting that the carrier frequency tolerance allowance of the transmitter is $\pm 1 \mathrm{~Hz}$ and assuming a maximum drift of $\pm 6 \mathrm{~Hz}$ in the connection between the modems, then the receiver must be able to accept errors of at least $\pm 7 \mathrm{~Hz}$ in the received frequencies.

## 4 Backward channel

The modulation rate, characteristic frequencies, tolerances, etc. to be as recommended for backward channel in Recommendation V.23. This does not preclude the use of a higher speed backward channel with operational capability of 75 bauds or higher, bearing the same characteristic frequencies as the V. 23 backward channel.

## 5 Interchange circuits

### 5.1 List of interchange circuits

Interchange circuits essential for the modem when used on the general switched telephone network, including terminals equipped for manual calling or automatic calling or answering are as in Table 6/V. 27 ter.
5.2 Response times of circuits 106, 109, 121 and 122 (see Tables 7/V. 27 ter and 8/V. 27 ter)

### 5.2.1 Circuit 109

Circuit 109 must turn ON after synchronizing is completed and prior to user data appearing on circuit 104. Circuit 109 is prevented from turning ON during reception of unmodulated carrier when the optional protection against talker echo is used.

TABLE 6/V. 27 ter

| Interchange circuit |  | Forward (data) channel one-way system (see Note 1) |  |  |  | Forward (data) channel either-way system (see Note 1) |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| No. | Designation | Without backward channel |  | With <br> backward channel |  | Without <br> backward channel | With backward channel |
|  |  | Transmit end | Receive end | Transmit end | Receive end |  |  |
| $\begin{aligned} & 102 \\ & 103 \end{aligned}$ | Signal ground or common return. <br> Transmitted data. | $\begin{aligned} & \mathrm{X} \\ & \mathrm{X} \end{aligned}$ | X | $\begin{aligned} & \mathrm{X} \\ & \mathrm{X} \end{aligned}$ | X | $\begin{aligned} & \mathrm{X} \\ & \mathrm{X} \end{aligned}$ | $\begin{aligned} & \mathrm{X} \\ & \mathrm{X} \end{aligned}$ |
| $\begin{aligned} & 104 \\ & 105 \\ & 106 \end{aligned}$ | Received data. $\qquad$ <br> Request to send. $\qquad$ <br> Ready for sending. $\qquad$ | $\begin{aligned} & \mathrm{X} \\ & \mathrm{X} \end{aligned}$ | X | $\begin{aligned} & \mathrm{X} \\ & \mathrm{X} \end{aligned}$ | X | $\begin{aligned} & \mathrm{X} \\ & \mathrm{X} \\ & \mathrm{X} \end{aligned}$ | $\begin{aligned} & \mathrm{X} \\ & \mathrm{X} \\ & \mathrm{X} \end{aligned}$ |
| $\begin{gathered} 107 \\ 108 / 1 \text { or } \\ 108 / 2 \\ \text { (see Note 2) } \\ 109 \end{gathered}$ | Data set ready $\qquad$ <br> Connect data set to line. $\qquad$ <br> Data terminal ready $\qquad$ <br> Data channel received line signal detector. $\qquad$ | X X | X <br> X <br> X | X X | X <br> X <br> X | X <br> X <br> X | X <br> X <br> X |
| 111 | Data signalling rate selector (DTE source). | X | X | X | X | X | X |
| 113 | Transmitter signal element timing (DTE source). | X |  | X |  | X | X |
| 114 | Transmitter signal element timing (DCE source). | X |  | X |  | X | X |
| 115 | Receiver signal element timing <br> (DCE source). |  | X |  | X |  |  |
| 118 | Transmitted backward channel data. |  |  |  |  |  |  |
| 119 | Received backward channel data. $\qquad$ |  |  | X |  |  | X |
| 120 | Transmit backward channel line signal $\qquad$ |  |  |  |  |  | X |
| 121 | Backward channel ready............ |  |  |  | X |  | X |
|  |  |  |  | X |  |  | X |
| 125 | Calling indicator...................... | X | X | X | X | X | X |

Note 1 - All essential interchange circuits and any others which are provided shall comply with the functional and operational requirements of Recommendation V.24. All interchange circuits indicated by X shall be properly terminated in the data terminal
equipment and in the data circuit-terminating equipment in accordance with the appropriate Recommendation for electrical characteristics (see § 6).

Note 2 - This circuit shall be capable of operation as circuit 108/1 - connect data set to line or circuit 108/2 - data terminal ready depending on its use.

TABLE 7/V. 27 ter

| Response times for operation at 4800 bits per second |  |  |
| :---: | :---: | :---: |
| Circuit 106 | With protection against talker echo | Without protection against talker echo |
| OFF to ON | a) $215 \pm 10 \mathrm{~ms}+50 \mathrm{~ms}$ <br> b) $215 \pm 10 \mathrm{~ms}+708 \mathrm{~ms}$ | a) 50 ms <br> b) 708 ms |
| ON to OFF | $\leq 2 \mathrm{~ms}$ | $\leq 2 \mathrm{~ms}$ |
| Circuit 109 |  |  |
| OFF to ON | See § 5.2.1 | See § 5.2.1 |
| ON to OFF | 5 to 15 ms | 5 to 15 ms |
| Circuit 121 |  |  |
| OFF to ON | 80 to 160 ms | 80 to 160 ms |
| ON to OFF | $\leq 2 \mathrm{~ms}$ | $\leq 2 \mathrm{~ms}$ |
| Circuit 122 |  |  |
| OFF to ON | < 80 ms | < 80 ms |
| ON to OFF | 15 to 80 ms | 15 to 80 ms |

TABLE 8/V. 27 ter

| Response times for operation of 2400 bits per second |  |  |
| :--- | :---: | :---: |
| Circuit 106 | With protection against <br> talker echo | Without protection against <br> talker echo |
| OFF to ON | a) $215 \pm 10 \mathrm{~ms}+67 \mathrm{~ms}$ <br> b) $215 \pm 10 \mathrm{~ms}+944 \mathrm{~ms}$ | a) 67 ms <br> b) 944 ms |
| ON to OFF | $\leq 2 \mathrm{~ms}$ | $\leq 2 \mathrm{~ms}$ |
| Circuit 109 | See § 5.2 .1 | See § 5.2 .1 |
| OFF to ON | 5 to 15 ms | 5 to 15 ms |
| ON to OFF |  |  |

Note $1-\mathrm{a}$ ) and b ) refer to sequence a ) and sequence b ) as defined to $\S$ 2.5.1.
Note 2 - The parameter and procedures, particularly in the case of automatic calling and answering, are provisional and are the subject of further study.
5.2.2 Circuit 106

Circuit 106 response times are from the connection of an ON or OFF condition on:

- circuit 105 to the appearance of the corresponding ON or OFF condition on circuit 106; or,
- circuit 107 (where circuit 105 is already ON) to the appearance of the corresponding ON or OFF condition on circuit 106.


### 5.3 Threshold of data channel and backward channel received line signal detectors

Level of received line signal at the receive line terminals of the modem for all types of connections, i.e. the general switched telephone network or non-switched 2-wire leased telephone circuits:
$\begin{array}{lll}\text { - } & \text { greater than }-43 \mathrm{dBm}: & \text { circuits 109/122 ON } \\ \text { - } & \text { less than }-48 \mathrm{dBm}: & \text { circuits 109/122 OFF }\end{array}$
The condition of circuits 109 and 122 for levels between -43 dBm and -48 dBm is not specified except that the signal detectors shall exhibit a hysteresis action, such that the level at which the OFF to ON transition occurs is at least 2 dB greater than that for the ON to OFF transition.

Where transmission conditions are known and allowed, it may be desirable at the time of modem installation to change these response levels of the received line signal detector to less sensitive values (e.g. -33 dBm and -38 dBm respectively).

### 5.4 Clamping in half-duplex mode

The DCE, when operating in half-duplex mode on a 2 -wire line, shall hold, where implemented:
a) circuit 104 in the binary 1 condition and circuit 109 in the OFF condition when circuit 105 is in the ON
condition and, where required to protect circuit 104 from false signals, for a period of $150 \pm 25 \mathrm{~ms}$ following the ON to OFF transition on circuit 105; the use of this additional delay is optional, based on system considerations;
b) circuit 119 in the binary 1 condition and circuit 122 in the OFF condition when circuit 120 is in the ON condition and, where required to protect circuit 119 from false signals, for a time interval following the ON to OFF transition on circuit 120. The specific duration of this time interval is left for further study. The additional delay is optional, based on system considerations.
5.5 Fault condition of interchange circuits
(See Recommendation V.28, § 7 for association of the receiver failure detection types.)
5.5.1 The DTE should interpret a fault condition on circuit 107 as an OFF condition using failure detection type 1 .
5.5.2 The DCE should interpret a fault condition on circuits 105 and 108 as an OFF condition using failure detection type 1 .
5.5.3 All other circuits not referred to above may use failure detection type 0 or 1 .

## 6 Electrical characteristics of interchange circuits

Use of electrical characteristics conforming to Recommendation V. 28 is recommended together with the connector and pin assignment plan specified by ISO 2110.

Note - Manufacturers may wish to note that the long-term objective is to replace electrical characteristics specified in Recommendation V.28, and that Study Group XVII has agreed that the work shall proceed to develop a more efficient, all balanced, interface for the V-Series application which minimizes the number of interchange circuits.

## 7 Timing arrangement

Clocks should be included in the modem to provide the data terminal equipment with transmitter element timing, circuit 114 and receiver signal element timing, circuit 115. The transmitter element timing may be originated in the data terminal equipment and be transferred to the modem via circuit 113.

## 8

## Equalizer

An automatic adaptive equalizer shall be provided in the receiver.

## 9

Scrambler
A self-synchronizing scrambler/descrambler having the generating polynomial:

$$
1+x^{-6}+x^{-7}
$$

with additional guards against repeating patterns of $1,2,3,4,6,8,9$ and 12 bits, shall be included in this modem. Figure I-2/V. 27 ter shows a suitable logical arrangement (see Note). The scrambler/descrambler is the same as that in Recommendation V. 27 with the addition of circuitry to guard against repeating patterns of 8 bits.

Note - Figures I-1/V. 27 ter and I-2/V. 27 ter are given as an indication only, since with another technique these logical arrangements might take another form.

At the transmitter the scrambler shall effectively divide the message polynomial, of which the input data sequence represents the coefficients in descending order, by the scrambler generating polynomial to generate the transmitted sequence, and at the receiver the received polynomial, of which the received data sequence represents the coefficients in descending order, shall be multiplied by the scrambler generating polynomial to recover the message sequence.

10 When echo control device disabling is required, it is recommended that procedures specified in Recommendation V. 25 be followed.

11 The following information is provided to assist equipment manufacturers:
The data modem should have no adjustment for send level or receive sensitivity under the control of the operator.

At 4800 bits per second operation, the transmitter energy spectrum shall be shaped in such a way that when continuous data ONEs are applied to the input of the scrambler, the resulting transmitted spectrum shall have a substantially linear phase characteristic over the band of 1100 Hz to 2500 Hz .

At 2400 bits per second operation, the transmitter energy spectrum shall be shaped in such a way that when continuous data ONEs are applied to the input of the scrambler, the resulting transmitted spectrum shall have a substantially linear phase characteristic over the band of 1300 Hz to 2300 Hz .

## APPENDIX I

## (to Recommendation V. 27 ter)

## A two-phase equalizer training generator for 4800 bit/s

Rapid convergence for the equalizer with the least amount of circuitry is more readily accomplished by sending only an in-phase or out-of-phase carrier during training. This implies that the only tribits sent to the modulator will be 001 ( $0^{\circ}$ phase) or 111 ( $180^{\circ}$ phase). Refer to Figure I-1/V. 27 ter for circuitry to generate the sequence and Figure I3/V. 27 ter for timing the sequence.

Let Tl be a timing signal equal to 1600 Hz (symbol clock), that is true (high) for one $4800-\mathrm{Hz}$ period, and low for two $4800-\mathrm{Hz}$ clock periods. T 2 is the inversion of T 1 .

During T 1 , select the input to the scrambler, during T 2 select the first stage of the scrambler. During the period when T 2 is high, C forces the output high. This may be accomplished by circuitry shown in Figure I-2/V. 27 ter.

If Tl is forced continually high and T 2 is forced continually low, normal operation is restored.

In order to ensure consistent training, the same pattern should always be sent. To accomplish this, the data input to the scrambler should be in mark hold during the training, and the first seven stages of the scrambler should be loaded with 0011110 (right-hand-most first in time) on the first coincidence on Tl and the signal that will cause the mute should be removed from the transmitter output. [Generally this signal will be Request To Send (RTS).]

This particular starting point was chosen in order to ensure a pattern that has continuous $180^{\circ}$ phase reversals at the beginning in order to ensure rapid clock acquisition, followed by a pattern that will ensure rapid equalizer convergence.

Within eight symbol intervals prior to the ON condition of Ready For Sending (RFS), the scrambler should be switched to normal operation, keeping the scrambler in mark hold until RFS to synchronize the descrambler.

Note - At 2400 bits per second, a similar technique may be used with appropriate clocking changes, as shown in Table I-1/V. 27 ter.

TABLE I-1/V. 27 ter

|  | Segment 4 | Segment 5 |
| :---: | :---: | :---: |
| Clock H | 3600 Hz | 2400 Hz |
| Clock M | 1200 Hz | 1200 Hz |



Note 1 - The dotted enclose the V. 27 scrambler.
Note 2 - Shaded rectangle is for guarding against 8-bit repeating pattern.
Note 3-H is 3 times baud rate clock.
Note $4-\mathrm{M}$ is baud rate clock $(1600 \mathrm{~Hz})$.
Note 5 - Diagrams shown with positive logic.
Note 6 - Signal C and S are identified only to correlate with Figure I-3/V. 27 ter

FIGURE I-I/V. 27 ter
An example of sequence generator and scrambler circuitry for 4800 bit/s


Note 1 - Shaded rectangle is for guarding against 8-bit repeating pattern
Note 2 - (H) represents clock signal. The negative going transition is the active transition.
Note 3-There is a delay time due to physical circuits between a negative going transition of a H ) and the end of the " 0 " state represented by $t_{d}$ on the non-reset wire; therefore the first coincidence between bit 0 and bit 8 or bit 9 or bit 12 is not taken into account by the counter

FIGURE I-2/V. 27 ter

## An example of descrambler circuitry



FIGURE I-3/V. 27 ter

Synchronizing signal sequence for $\mathbf{4 8 0 0} \mathbf{~ b i t / s}$ (see Figure I-1/V. 27 ter)

