



INTERNATIONAL TELECOMMUNICATION UNION

ITU-T

TELECOMMUNICATION
STANDARDIZATION SECTOR
OF ITU

G.961

(03/93)

DIGITAL SECTIONS AND DIGITAL LINE SYSTEMS

**DIGITAL TRANSMISSION SYSTEM ON
METALLIC LOCAL LINES FOR ISDN
BASIC RATE ACCESS**

ITU-T Recommendation G.961

(Previously "CCITT Recommendation")

FOREWORD

The ITU Telecommunication Standardization Sector (ITU-T) is a permanent organ of the International Telecommunication Union. The ITU-T is responsible for studying technical, operating and tariff questions and issuing Recommendations on them with a view to standardizing telecommunications on a worldwide basis.

The World Telecommunication Standardization Conference (WTSC), which meets every four years, established the topics for study by the ITU-T Study Groups which, in their turn, produce Recommendations on these topics.

ITU-T Recommendation G.961 was revised by the ITU-T Study Group XVIII (1988-1993) and was approved by the WTSC (Helsinki, March 1-12, 1993).

NOTES

1 As a consequence of a reform process within the International Telecommunication Union (ITU), the CCITT ceased to exist as of 28 February 1993. In its place, the ITU Telecommunication Standardization Sector (ITU-T) was created as of 1 March 1993. Similarly, in this reform process, the CCIR and the IFRB have been replaced by the Radiocommunication Sector.

In order not to delay publication of this Recommendation, no change has been made in the text to references containing the acronyms "CCITT, CCIR or IFRB" or their associated entities such as Plenary Assembly, Secretariat, etc. Future editions of this Recommendation will contain the proper terminology related to the new ITU structure.

2 In this Recommendation, the expression "Administration" is used for conciseness to indicate both a telecommunication administration and a recognized operating agency.

© ITU 1993

All rights reserved. No part of this publication may be reproduced or utilized in any form or by any means, electronic or mechanical, including photocopying and microfilm, without permission in writing from the ITU.

CONTENTS

| | | <i>Page</i> |
|--------------------------------------------------------------------------------|------------------------------------------------------------|-------------|
| 1 | General | 1 |
| | 1.1 Scope | 1 |
| | 1.2 Definition | 1 |
| | 1.3 Objectives | 2 |
| | 1.4 Abbreviations | 2 |
| 2 | Functions | 3 |
| | 2.1 B-channel | 3 |
| | 2.2 D-channel | 3 |
| | 2.3 Bit timing | 3 |
| | 2.4 Octet timing | 3 |
| | 2.5 Frame alignment | 4 |
| | 2.6 Activation from LT or NT1 | 4 |
| | 2.7 Deactivation | 4 |
| | 2.8 Power feeding | 4 |
| | 2.9 Operations and maintenance | 4 |
| 3 | Transmission medium | 4 |
| | 3.1 Description | 4 |
| | 3.2 Minimum ISDN requirements | 5 |
| | 3.3 DLL physical characteristics | 5 |
| | 3.4 DLL electrical characteristics | 5 |
| 4 | System performance | 8 |
| | 4.1 Performance requirements | 8 |
| | 4.2 Performance measurements | 8 |
| 5 | Transmission method | 13 |
| 6 | Activation/deactivation | 14 |
| | 6.1 General | 14 |
| | 6.2 Physical representation of signals | 14 |
| 7 | Operation and maintenance | 14 |
| | 7.1 Operation and maintenance functions | 14 |
| | 7.2 C _L channel | 14 |
| | 7.3 Transfer mode of operation and maintenance links | 14 |
| 8 | Power feeding | 15 |
| | 8.1 General | 15 |
| | 8.2 Power feeding options | 15 |
| | 8.3 Power feeding and recovery methods | 15 |
| | 8.4 DLL resistance | 15 |
| | 8.5 Wetting current | 15 |
| | 8.6 LT aspects | 17 |
| | 8.7 Power requirements of NT1 and regenerator | 17 |
| | 8.8 Current transient limitation | 17 |
| 9 | Environmental conditions | 17 |
| | 9.1 Climatic conditions | 17 |
| | 9.2 Protection | 17 |
| | 9.3 Electromagnetic compatibility | 18 |
| Appendix I – Electrical characteristics of an MMS 43 transmission system | | 18 |
| | I.1 Line code | 18 |
| | I.2 Symbol rate | 19 |

| | <i>Page</i> |
|-------------------------------------------------------------------------------------------------|------------------------------------------------------------|
| I.3 | Frame structure 19 |
| I.4 | Frame word 19 |
| I.5 | Frame alignment procedure 19 |
| I.6 | Multiframe 20 |
| I.7 | Frame offset at NT1 20 |
| I.8 | C _L -channel 20 |
| I.9 | Scrambling 20 |
| I.10 | Activation/deactivation 21 |
| I.11 | Jitter 29 |
| I.12 | Transmitter output characteristics 30 |
| I.13 | Transmitter/receiver termination 30 |
| Annex A – Extension functions and requirements for a line system with MMS 43 line code 33 | |
| Appendix II – Core requirements for a system using 2B1Q line code 33 | |
| II.1 | Line code 33 |
| II.2 | Line baud rate 33 |
| II.3 | Frame structure 34 |
| II.4 | Frame word 34 |
| II.5 | Frame alignment procedure 35 |
| II.6 | Multiframe 35 |
| II.7 | Frame offset between LT-NT1 and NT1-LT frames 35 |
| II.8 | C _L -channel 35 |
| II.9 | Scrambling 43 |
| II.10 | Start-up and control 43 |
| II.11 | Jitter 60 |
| II.12 | Transmitter output characteristics of NT1 and LT 61 |
| II.13 | Transmitter/receiver termination 63 |
| Annex A – Extension functions of the system using 2B1Q line code 66 | |
| Appendix III – Core functions and requirements for a line system using a TCM method 81 | |
| III.1 | Line code 81 |
| III.2 | Line baud rate 82 |
| III.3 | Frame structure 82 |
| III.4 | Frame word 82 |
| III.5 | Frame alignment procedure 86 |
| III.6 | Multiframe 86 |
| III.7 | Frame offset between LT-NT1 and NT1-LT frames 86 |
| III.8 | C _L -channel 89 |
| III.9 | Scrambling 92 |
| III.10 | Activation/deactivation 92 |
| III.11 | Jitter 113 |
| III.12 | Transmitter output characteristics of NT1 and LT 114 |
| III.13 | Transmitter/receiver termination 116 |
| Annex A – Extension functions and requirements for a line system using a TCM method 118 | |
| Appendix IV – Basic access transmission system using SU32 line code 120 | |
| IV.0 | General 120 |
| IV.1 | Line code 120 |
| IV.2 | Symbol rate 120 |
| IV.3 | Frame structure 121 |
| IV.4 | Frame word 122 |
| IV.5 | Frame alignment procedure 123 |
| IV.6 | Multiframe 123 |
| IV.7 | Frame offset between LT-NT1 and NT1-LT frames 123 |
| IV.8 | C _L -channel 123 |
| IV.9 | Scrambling 125 |

| | <i>Page</i> |
|--------------------------------------------------------------|-------------|
| IV.10 Activation/deactivation..... | 125 |
| IV.11 Jitter | 132 |
| IV.12 Transmitter output characteristic of the NT or LT..... | 132 |
| IV.13 Transmitter/receiver termination | 134 |

DIGITAL TRANSMISSION SYSTEM ON METALLIC LOCAL LINES FOR ISDN BASIC RATE ACCESS

(Melbourne, 1988, revised in Helsinki, 1993)

1 General

1.1 Scope

This Recommendation covers the characteristics and parameters of a digital transmission system at the network side of the NT1 to form part of the access digital section for the ISDN basic rate access. The specification of transmission system characteristics at the network side of the NT1 does not correspond to a reference point defined in the reference configuration for ISDN user-network interfaces in Recommendation I.411.

The system will support the

- full duplex;
- bit sequence independent

transmission of two B-channels and one D-channel as defined in Recommendation I.412 and the supplementary functions of the access digital section defined in Recommendation I.603 for operation and maintenance.

This Recommendation describes 4 transmission systems using different line codes and transmission methods. They are given in Appendices I to IV as examples following the understanding that only one system should be recommended and provided in an annex to this Recommendation when this is achieved in future.

NOTE – The main aspects which have made it impossible to achieve this objective are for example:

- local line electrical conditions;
- maintenance requirements and line testing;
- EMC requirements;
- safety and protection requirements;
- local network evolution aspects.

The individual appendices to this Recommendation distinguish core specifications from extension specifications. The extension specifications are given in an annex to the relevant appendix.

The core specifications consist of those aspects which are expected to be common to all applications using a particular type of transmission technique. They correspond to the functions usually provided within typical VLSI transceiver integrated circuits or are associated with the transmission characteristics at the 2-wire port.

The extension functions generally correspond to NT/LT functions which are in some cases provided external to the transceiver integrated circuits. Where a definition of an extension function is provided and the application is specified in the relevant annex it is strongly recommended that the application is not changed unless there is a need to change the definition of the function itself.


The terminology used in this Recommendation is contained in Recommendations I.112 and G.701.

1.2 Definition

Figure 1 shows the boundaries of the digital transmission system in relation to the access digital section.

The concept of the access digital section is used in order to allow a functional and procedural description and a definition of the network requirements. Note that the reference points T and V₁ are not identical and therefore the access digital section is not symmetric.

The concept of a digital transmission system is used in order to describe the characteristics of an implementation, using a specific medium, in support of the access digital section.



NOTE – In this Recommendation digital transmission system refers to a line system using metallic lines. The use of one intermediate regenerator may be required.

FIGURE 1/G.961
Access digital section and transmission system boundaries

1.3 Objectives

Considering that the access digital section between the local exchange and the customer is one key element of the successful introduction of ISDN into the network the following requirements for the specification have been taken into account:

- to meet the error performance specified in Recommendation G.960;
- to operate on existing 2-wire unloaded lines, open wires being excluded;
- the objective is to achieve 100% cable fill for ISDN basic access without pair selection, cable rearrangements or removal of bridged taps (BT) which exist in many networks;
- the objective to be able to extend ISDN basic access provided services to the majority of customers without the use of regenerators. In the remaining few cases special arrangements may be required;
- coexistence in the same cable unit with most of the existing services like telephony and voice band data transmission;
- various national regulations concerning EMI should be taken into account;
- power feeding from the network under normal or restricted conditions via the basic access shall be provided where the Administration provides this facility;
- the capability to support maintenance functions shall be provided.

1.4 Abbreviations


A number of abbreviations are used in this Recommendation. Some of them are commonly used in the ISDN reference configuration while others are created only for this Recommendation. The latter are given below:

| | |
|----------------|--------------------------------------------------------------------------------|
| BER | bit error ratio |
| BT | bridged tap |
| CISPR | Comité international spécial de perturbation radioélectrique (now part of IEC) |
| C _L | control channel of the line system |
| ECH | echo cancellation |
| EMI | electro-magnetic interference |
| DLL | digital local line |

| | |
|------|-----------------------------|
| DTS | digital transmission system |
| NEXT | near-end crosstalk |
| PSL | power sum loss |
| TCM | time compression multiplex |
| UI | unit interval |

2 Functions

Figure 2 shows the functions of the DTS on metallic local lines.



NOTES

- 1 The optional use of one regenerator must be foreseen.
- 2 This function is optional.

FIGURE 2/G.961

Functions of the digital transmission system

2.1 B-channel

This function provides, for each direction of transmission, two independent 64 kbit/s channels for use as B-channels (as defined in Recommendation I.412).

2.2 D-channel

This function provides, for each direction of transmission, one D-channel at a bit rate of 16 kbit/s, (as defined in Recommendation I.412).

2.3 Bit timing

This function provides bit (signal element) timing to enable the receiving equipment to recover information from the aggregate bit stream. Bit timing for the direction NT1 to LT shall be derived from the clock received by the NT1 from the LT.

2.4 Octet timing

This function provides 8 kHz octet timing for the B-channels. It shall be derived from frame alignment.

2.5 Frame alignment

This function enables the NT1 and the LT to recover the time division multiplexed channels.

2.6 Activation from LT or NT1

This function restores the DTS between the LT and NT1 to its normal operational status. Procedures required to implement this function are described in 6.

Activation from the LT could apply to the access digital section only (partial activation) or to the access digital section plus the customer equipment. In case the customer equipment is not connected, the access digital section can still be activated.

NOTE – The functions required for operation and maintenance of the NT1 and one regenerator (if required) and for some activation/deactivation procedures are combined in one transport capability to be transmitted along with the 2B + D-channels. This transport capability is named the C_L-channel.

2.7 Deactivation

This function is specified in order to permit the NT1 and the regenerator (if it exists) to be placed in a low power consumption mode or to reduce intrasystem crosstalk to other systems. The procedures and exchange of information are described in 6. This deactivation can only be initiated by the exchange (ET). See also note to 2.6.

2.8 Power feeding

This optional function provides for remote power feeding of one regenerator (if required) and NT1. The provision of wetting current is recommended (see 8.5).

NOTE – The provision of line feed power to the user-network interface, normal or restricted power feeding as defined in Recommendation I.430 is required by some Administrations.

2.9 Operations and maintenance

This function provides the recommended actions and information described in Recommendation I.603.

The following categories of functions have been identified:

- maintenance command (e.g. loopback control in the regenerator or the NT1);
- maintenance information (e.g. line errors);
- indication of fault conditions;
- information regarding power feeding in NT1.

See Note to 2.6.

3 Transmission medium

3.1 Description

The transmission medium over which the DTS is expected to operate, is the local line distribution network.

A local line distribution network employs cables of pairs to provide services to customers.

In a local line distribution network, customers are connected to the local exchange via local lines.

A metallic local line is expected to be able to simultaneously carry bi-directional digital transmission providing ISDN basic access between LT and NT1.

To simplify the provision of ISDN basic access, a DTS must be capable of satisfactory operation over the majority of metallic local lines without requirement of any special conditioning. Maximum penetration of metallic local lines is obtained by keeping ISDN requirements at a minimum.

In the following, the term Digital Local Line (DLL) is used to describe a metallic local line that meets minimum ISDN requirements.

3.2 Minimum ISDN requirements

- a) No loading coils.
- b) No open wires.
- c) When BTs are present, some restrictions may apply. Typical allowable BT configurations are discussed in 4.2.1.

3.3 DLL physical characteristics

In addition to satisfying the minimum ISDN requirements, a DLL is typically constructed of one or more twisted-pair segments that are spliced together. In a typical local line distribution network, these twisted-pair segments occur in different types of cables as described in Figure 3.




FIGURE 3/G.961
DLL physical model

3.4 DLL electrical characteristics

3.4.1 Insertion loss

The DLL will have non-linear loss versus frequency characteristic. For any DLL of a particular gauge mix, with no BTs and with an insertion loss of x dB at 80 kHz, the typical behaviour of its insertion loss versus frequency is depicted in Figure 4.

3.4.2 Group delay

Typical ranges of values of DLL group delay as a function of frequency are shown in Figure 5.

3.4.3 Characteristic impedance

Typical ranges of values of the real and imaginary parts of the characteristic impedance of twisted pairs in different types of cables are shown in Figure 6.


3.4.4 Near-end crosstalk (NEXT)

The DLL will have finite crosstalk coupling loss to other pairs sharing the same cable. Worst-case NEXT power sum loss (PSL) varies from 44 to 57 dB at 80 kHz (refer to 4.2.2).

The DLL loss and PSL ranges have been independently specified. However, it is not required that all points in both ranges be satisfied simultaneously. A combined DLL loss/PSL representation is shown in Figure 7 to define the combined range of operation.


3.4.5 Unbalance about earth

The DLL will have finite balance about earth. Unbalance about earth is described in terms of longitudinal conversion loss. Worst-case values are shown in Figure 8.



NOTE – The maximum value of x ranges from 37 dB to 50 dB at 80 kHz. The minimum value could be close to zero.

FIGURE 4/G.961
Typical insertion loss characteristic without presence of BTs



NOTE – The maximum value of one-way group delay (T) ranges from 30 to 60 microseconds at 80 kHz.

FIGURE 5/G.961
Typical group delay characteristic




FIGURE 6/G.961
**Typical ranges of values of real and imaginary parts
of characteristic impedance**




FIGURE 7/G.961
Combined representation of DLL loss/PSL range of operation




FIGURE 8/G.961
Worst-case longitudinal conversion loss versus frequency

3.4.6 Impulse noise

The DLL will have impulse noise resulting from other systems sharing the same cable as well as from other sources.

4 System performance

4.1 Performance requirements

Performance limits for the access digital section are specified in 4/G.960. The DTS performance must be such that these performance limits are met. For that purpose, a DTS is required to pass specific laboratory performance tests that are defined in the next subclauses.


4.2 Performance measurements

Laboratory performance measurement of a particular DTS requires the following preparations:

- a) definition of a number of DLL models to represent physical and electrical characteristics encountered in local line distribution networks;
- b) simulation of the electrical environment caused by finite crosstalk coupling loss to other pairs in the same cable;
- c) simulation of the electrical environment caused by impulse noise;
- d) specification of laboratory performance tests to verify that the performance limits referred to in 4.1 will be met.

4.2.1 DLL physical models

For the purposes of laboratory testing of performance of a DTS providing ISDN basic access, some models representative of DLLs to be encountered in a particular local line distribution network are required. The maximum loss in each model is optionally set between 37 and 50 dB at 80 kHz to satisfy requirements of the particular network. Similarly, the lengths of BTs are optionally set within the range defined in Figure 9.



NOTES

- 1 The value of x varies from 37 to 50 dB at 80 kHz.
- 2 Equivalent gauges can be used. For example 0.6 mm is equivalent to AWG 22. AWG stands for American Wire Gauge.

FIGURE 9/G.961

DLL physical models for laboratory testing

4.2.2 Intrasytem crosstalk modelling

4.2.2.1 Definition of intrasytem crosstalk

Crosstalk noise in general results due to finite coupling loss between pairs sharing the same cable, especially those pairs that are physically adjacent. Finite coupling loss between pairs causes a vestige of the signal flowing on one DLL (disturber DLL) to be coupled into an adjacent DLL (disturbed DLL). This vestige is known as crosstalk noise. Near-end crosstalk (NEXT) is assumed to be the dominant type of crosstalk. Intrasytem NEXT or self NEXT results when all pairs interfere with each other in a cable carrying the same DTS. Intersystem NEXT results when pairs carrying different DTSs interfere with each other. Definition of intersystem NEXT is not part of this Recommendation.

Intrasytem NEXT noise coupled into a disturbed DLL from a number of DLL disturbers is represented as being due to an equivalent single disturber DLL with a coupling loss versus frequency characteristic known as PSL. Worst-case PSL encountered in a local line distribution network is defined in Figure 10. All DLLs are assumed to have fixed resistance terminations of R_o ohms. The range of R_o is 110 to 150 ohms.




FIGURE 10/G.961
Worst-case power sum loss (PSL)

4.2.2.2 Measurement arrangement

Simulation of intrasystem NEXT noise is necessary for performance testing of DTSs. Intrasystem noise coupled into the receiver of the disturbed DLL depends on:

- Power spectrum of the transmitted digital signal. The power spectrum is a function of the line code and the transmit filter.
- Spectrum shaping due to the PSL characteristic of Figure 10.

The measurement arrangement of Figure 11 can be used for testing of performance with intrasystem crosstalk noise.




FIGURE 11/G.961
Crosstalk noise simulation and testing

The measurement arrangement in Figure 11 is described in the following:

- Box 1 represents a white noise source of constant spectral density. Spectrum is flat from 100 Hz to 500 kHz rolling off afterwards at a rate ≥ 20 dB/decade.
- Box 2 is a variable attenuator.
- Box 3 is a filter that shapes the power spectrum to correspond to a particular line code and a particular transmit filter.

- d) Box 4 is a filter that shapes the power spectrum according to the PSL characteristic of Figure 10.
- e) Box 5 is a noise insertion circuit which couples the simulated crosstalk noise into the DLL without disturbing its performance. The insertion circuit therefore must be of sufficiently high output impedance relative to the magnitude of the characteristic impedance of the DLL under test. A value of ≥ 4.0 kohm in the frequency range 0 to 1000 kHz is recommended.

Boxes 3, 4 and 5 in Figure 11 are conceptual. Depending on the particular realization, they could possibly be combined into one circuit. The measurement arrangement in Figure 11 is calibrated according to the following steps:

- a) By terminating the output of Box 5 with a resistor of a value of $R_o/2$ ohm, and measuring the true r.m.s. (root-mean-square) voltage across it in a bandwidth extending from 100 Hz to over 500 kHz. The power dissipated in the $R_o/2$ resistor is 3 dB higher than the power coupled into the receiver of the DLL under test.
- b) The shape of the noise spectrum measured across the $R_o/2$ resistor should be within:
 - ± 1 dB for values within 0 dB to 10 dB down from the theoretical peak;
 - ± 3 dB for values within 10 dB to 20 dB down from the theoretical peak;
 for measurement purposes a resolution bandwidth of ≤ 10 kHz is recommended.
- c) The peak factor of the noise voltage across the $R_o/2$ resistor should be ≥ 4 . This in turn fixes the dynamic range requirements of the circuits used in the measurement arrangement.

With the specified calibrated measurement arrangement, intrasystem crosstalk noise due to a worst-case PSL can be injected into the DLL under test while monitoring its performance. The noise level can be increased or decreased to determine positive or negative performance margins.

4.2.3 Impulse noise modelling

4.2.3.1 Definition of **impulse noise**: Impulse noise energy appears concentrated in random short time intervals during which it attains substantial levels. For the rest of the time impulse noise effects are negligible. The induced noise parameters that should be evaluated are given in Recommendation K.23.

4.2.3.2 Measurement arrangement

Figure 12 shows a possible arrangement for impulse noise testing.





FIGURE 12/G.961
Impulse noise simulation and testing

The impulse noise source in Figure 12 is for further study. Two possible classes of impulse noise signals are described in the following:

- white noise of flat spectral density level of $5-10 \mu\text{V}/\sqrt{\text{Hz}}$ and a bandwidth > 4 times the Nyquist frequency of the particular system. The peak factor of the noise must be > 4 ;
- a particular waveform, as represented in Figure 13.



- A Peak level, provisionally set to 100 mV
- T1 Pulse width, provisionally set to 3 baud periods
- T2 Period \gg T1

NOTE – In some local line distribution networks and as a national option, crosstalk noise performance tests are considered sufficient to evaluate a particular digital transmission system. In such cases proper DLL engineering rules are applied to guard against impulse noise.

FIGURE 13/G.961
Possible waveform to simulate impulse noise

4.2.4 Performance tests

Five types of tests are required to describe the overall performance of a particular DTS to qualify it for operation over the local line distribution network modelled in this Recommendation.

4.2.4.1 Dynamic range

Dynamic range performance describes the ability of a particular DTS to operate with received signals varying in level over a wide range. DLL models a) and b) in Figure 9 have a loss varying from very low (0 dB) to very high (37-50 dB at 80 kHz).

When testing with DLL models a) and b) in Figure 9, no errors should be observed in any 15 minutes (provisional) measuring interval when monitoring any B-channel.

Specification of data sequences to be used for this measurement are for further study.

4.2.4.2 Immunity to echoes

The remaining DLL models in Figure 9 are used to test performance of DTSs in the presence of BTs and/or diameter changes.

In each model, no errors should be observed in any 15 minutes (provisional) measuring interval when monitoring any B-channel.

Specification of data sequences to be used for this measurement are for further study.

4.2.4.3 Intrasystem crosstalk

Using the crosstalk arrangement described in 4.2.2.2 with simulated crosstalk noise injected in each DLL model in Figure 9 the observed bit error ratio (BER) should be $\leq 10^{-6}$ (provisional).

When BER measurements are performed in a B-channel, a measuring interval of at least 15 minutes (provisional) is required.

In each DLL model, performance margins are determined. Definition of a minimum positive performance margin is left for further study. This is required to account for additional DLL loss due to splices, and environmental effects (e.g. temperature change).

Specification of data sequences to be used for this measurement are for further study.

NOTE – With a burst-synchronized TCM transmission method this performance test is not required (see 5).

4.2.4.4 Impulse noise

For further study.

4.2.4.5 Longitudinal voltages induced from power lines

For further study.

5 Transmission method

The transmission system provides for duplex transmission on 2-wire metallic local lines. Duplex transmission shall be achieved through the use of Echo Cancellation (ECH) or Time Compression Multiplex (TCM).

With the ECH method, illustrated in Figure 14, the echo cancellor produces a replica of the echo of the transmitted signal that is subtracted from the total received signal. The echo is the result of imperfect balance of the hybrid and impedance discontinuities in the line. The maximum allowable loss of operation for the ECH method generally depends on the noise environment as well as the NEXT PSL.




FIGURE 14/G.961
ECH method functional diagram

With the TCM or “burst mode” method, illustrated in Figure 15, transmissions on the DLL are separated in time (bursts). Blocks of bits (bursts) are sent alternatively in each direction. Bursts are passed through buffers at each transceiver terminal such that the bit stream at the input and output of the TCM transceiver terminal is continuous at the rate R. The bit rate on the line is required to be greater than 2R to provide for an idle interval between bursts which is necessary to allow for transmission delay and transmitter/receiver turn-around (switching of S_n and S_e in Figure 15). The maximum allowable loss of operation for the TCM method generally depends on the noise environment but is independent of the NEXT PSL assuming that the transmitted bursts from the central office are synchronized for systems sharing the same cable.

This assumption made for the TCM system is based on clearly defined planning rules for installation and operation of the local network to prevent systems with great difference in line loss from using pairs in the same quad or neighbouring quads. Due to the higher frequency spectrum of a TCM system and the high output signal level, greater care must be paid that other transmission systems in the same cable, sensitive in this frequency band, are not effected.




FIGURE 15/G.961
TCM method functional diagram

6 Activation/deactivation

6.1 General

The functional capabilities of the activation/deactivation procedure are specified in Recommendation G.960. The transmission system has to meet the requirements specified in Recommendation G.960. In particular, it has to make provision to convey the signals defined in Recommendation G.960 which are required for the support of the procedures.

6.2 Physical representation of signals

The signals used in the DTS are system-dependent and can be found in the appendices to this Recommendation.

7 Operation and maintenance

7.1 Operation and maintenance functions

The operation and maintenance functions in the DTS using metallic local lines for the ISDN basic rate access, are defined in Recommendation G.960.

7.2 C_L channel

7.2.1 C_L channel definition: This channel is conveyed by the DTS in both directions between LT and NT1 via a possible regenerator. It is used to transfer information concerning operation, maintenance and activation/deactivation of the DTS and of the access digital section.

Even though some of these functions have an optional status, the C_L channel shall have the capability to convey the necessary information to perform the function.

7.2.2 C_L channel requirements

For further study.

The minimum number of functions (optional or mandatory) the C_L channel should support is for further study.

7.3 Transfer mode of operation and maintenance links

For further study.

8 Power feeding

8.1 General

This subclause deals with power feeding of the NT1, one regenerator (if required), and the provision of power to the user-network interface according to Recommendation I.430 under normal and restricted conditions.

When activation/deactivation procedures are applied, power down modes at the NT1, regenerator (if required) and the LT are defined.

8.2 Power feeding options

Power feeding options under normal and restricted conditions are considered. For this purpose, a restricted condition is entered after failure of AC mains power at the NT1 location.

- a) Power feeding of NT1 under normal conditions will be provided using one of the following options:
 - AC mains powering;
 - remote powering from the network (or via a regenerator, if required).

In both cases the NT1 may provide power to the user-network interface according to Recommendation I.430. This power is derived from AC mains or remotely from the network.

- b) Power feeding of NT1 under restricted conditions, when provided, employs one of the following optional sources:
 - back-up battery;
 - remote powering from the network (or via a regenerator, if required).

In both cases the NT1 may provide power to the user-network interface according to Recommendation I.430.

Power feeding options are chosen to satisfy national regulations.

8.3 Power feeding and recovery methods

Two power feeding and recovery methods are possible and are described in Figure 16.

When no regenerator is present on the DLL connecting the LT and the NT1, for each case in Figure 16 the power source could be either a constant voltage source with current limiting or a constant current source with voltage limiting.

When a regenerator is present, both methods of power feeding and recovery in Figure 16 remain applicable. However, when a constant voltage source is used at the LT, the regenerator power sink is connected in parallel to the DLLs and when a constant current source is used at the LT, the regenerator power sink is connected in series with the DLLs. The resulting configurations are shown in Figure 17.


8.4 DLL resistance

This parameter is a particular subject of the individual local network and therefore out of the scope of this Recommendation. Its maximum value depends on the LT output voltage, the power consumption of the NT1 and regenerator (if required) and the power feeding arrangement for the user-network interface.


8.5 Wetting current

The NT1 shall provide a DC termination to allow a minimum wetting current to flow (the value has to be defined) including the power down mode or in case of local power feeding of the NT1.

Wetting current, also known as sealing current, is provided to prevent the degradation of transmission on metallic facilities which may result from the oxidation of wire splices.




a) Series power feeding and recovery




b) Parallel power feeding and recovery

NOTE – The use of one capacitor may be sufficient as long as the longitudinal conversion loss requirements is satisfied.



FIGURE 16/G.961
Power feeding and recovery methods



a) Regenerator powering from constant voltage source at LT



b) Regenerator powering from constant current source at LT



T1820260-93/d17

FIGURE 17/G.961
Powering at regenerator

8.6 LT aspects

A current limitation for voltage source configuration or a voltage limitation for current source configuration is required. The values shall take into account the relevant IEC Publications and national safety regulations.

According to IEC 449, Amendment 1 (1979) the maximum voltage allowed for transmission systems on local lines is set at 120 V DC. Even in the case of a fault in the power supply the voltage at the LT shall be less than 120 V DC or the limit defined in a national safety regulation.

The maximum continuous current shall be limited to less than 60 mA. Short-term overflow of the feeding current may be tolerated (charging condition of the capacitor of DC/DC converter in NT1).

8.7 Power requirements of NT1 and regenerator

8.7.1 Power requirements of NT1

- a) Active state without powering of user-network interface according to Recommendation I.430 or when normal mode power is supplied: ≤ 500 mW.
- b) Active state including restricted mode powering of the user-network interface as defined in Recommendation I.430: ≤ 1100 mW.

The value includes a possible overload or short circuit condition at the user-network interface.

- c) Deactivated state without powering of the user-network interface or when normal mode power is supplied: ≤ 120 mW.

NOTE – For a time period until the end of 1994, NTs which cannot meet these requirements may consume ≤ 600 mW for case a) and ≤ 1300 mW for case b), subject to the safe provision of that power by the LT.

8.7.2 Power requirements of regenerator

- a) Active state: ≤ 1000 mW.
- b) Deactivated state: ≤ 180 mW.

NOTE – For the active state the target value of ≤ 750 mW should be reached in the long term.

8.8 Current transient limitation

The rate of change of current drawn by the NT1 or regenerator, when fitted, shall not exceed 1 mA/ μ s.

This limit shall apply under all normal operating conditions including activation and deactivation. However, the limit does not apply during initial application of power to the equipment.

9 Environmental conditions

9.1 Climatic conditions

Climatograms applicable to the operation of NT1 and LT equipment in weather protected and non-weather protected locations can be found in IEC Publication 721-3. The choice of classes is under national responsibility.

9.2 Protection

9.2.1 Isolation

Isolation between various points at the NT1 can be identified:

- between line interface and T reference point;
- between line interface or T reference point and AC mains (this is generally defined in IEC Guide 105 and IEC Publication 950 but the test requirements may be different in various countries);
- between line interface and the protective ground of AC mains.

9.2.2 Overvoltage protection

- To conform with Recommendations K.12, K.20 for LT.
- To conform with Recommendations K.12, K.21 for NT1.

9.3 Electromagnetic compatibility

9.3.1 Susceptibility, radiated and conducted emission levels for LT or NT1 equipment

This is outside the scope of this Recommendation. CISPR Publication 22 and national regulations have to be considered.

9.3.2 Limitation of the output power to the line

Due to limited longitudinal conversion, loss of the line at high frequencies and the limitation of radiation according to CISPR Publication 22 and national regulations, the output power shall be limited. The specific values are outside the scope of this Recommendation.

Appendix I

Electrical characteristics of an MMS 43 transmission system

(This appendix does not form an integral part of this Recommendation)

I.1 Line code

For each direction of transmission the line code is a Modified Monitoring State Code mapping 4 bits into 3 ternary symbols with levels +, 0 or – (MMS 43). Details of the coding scheme are given in Figure I.1. Note that the numbers in the columns for each of the 4 alphabets S1 . . . S4 give the numbers of the alphabet to be used for the coding of the next block of 4 bits. The bits and symbols standing left are those transmitted or received first.

| | S1 | S2 | S3 | S4 |
|-------|---------|---------|---------|---------|
| 0001 | 0 - + 1 | 0 - + 2 | 0 - + 3 | 0 - + 4 |
| 0111 | - 0 + 1 | - 0 + 2 | - 0 + 3 | - 0 + 4 |
| 0100 | - + 0 1 | - + 0 2 | - + 0 3 | - + 0 4 |
| 0010 | + - 0 1 | + - 0 2 | + - 0 3 | + - 0 4 |
| 1011 | + 0 - 1 | + 0 - 2 | + 0 - 3 | + 0 - 4 |
| 1110 | 0 + - 1 | 0 + - 2 | 0 + - 3 | 0 + - 4 |
| <hr/> | | | | |
| 1001 | + - + 2 | + - + 3 | + - + 4 | - - - 1 |
| 0011 | 0 0 + 2 | 0 0 + 3 | 0 0 + 4 | - - 0 2 |
| 1101 | 0 + 0 2 | 0 + 0 3 | 0 + 0 4 | - 0 - 2 |
| 1000 | + 0 0 2 | + 0 0 3 | + 0 0 4 | 0 - - 2 |
| 0110 | - + + 2 | - + + 3 | - - + 2 | - - + 3 |
| 1010 | + + - 2 | + + - 3 | + - - 2 | + - - 3 |
| 1111 | + + 0 3 | 0 0 - 1 | 0 0 - 2 | 0 0 - 3 |
| 0000 | + 0 + 3 | 0 - 0 1 | 0 - 0 2 | 0 - 0 3 |
| 0101 | 0 + + 3 | - 0 0 1 | - 0 0 2 | - 0 0 3 |
| 1100 | + + + 4 | - + - 1 | - + - 2 | - + - 3 |

T1814870-02/d18

NOTE – A received ternary block 000 is decoded as binary 0000.

FIGURE I.1/G.961
MMS 43-Code

I.2 Symbol rate

The symbol rate is 120 kbaud.

I.2.1 Clock symbol requirements

I.2.1.1 NT1 free running clock accuracy

The tolerance of the free running NT1 clock is ± 100 ppm.

I.2.1.2 LT clock tolerance

The tolerance of the clock signal provided at the LT is ± 1 ppm.

I.3 Frame structure

Each frame contains a frame word, $2B + D$ data and the C_L -channel. Multiframe are not used.

I.3.1 Frame length

The length of each frame is 120 ternary symbols corresponding to 1 ms. Each frame has 108 symbols (corresponding to 144 bits) carrying $2B + D$ data.

I.3.2 Symbol allocation LT to NT1

In the direction LT to NT1 the 120 symbols of each frame are used as follows:

- Symbols 1 to 84: $2B + D$;
- Symbol 85: C_L -channel;
- Symbols 86 to 109: $2B + D$
- Symbols 110 to 120: frame word.

The channel allocation to the symbols 1 to 84 and 86 to 109 and the structure of the frame shall be as follows:

8 consecutive blocks of $B_1 + B_2 + D$, in total 144 bits, shall be scrambled and coded into 108 ternary symbols according to Figure I.1. The first B_1 channel shall start with symbol number 1.

After 84 of such coded symbols the C_L -channel-symbol shall be inserted continued with the remaining 24 coded symbols. The 11 symbols forming the frame word shall be added after symbol 109.

I.3.3 Symbol allocation NT1 to LT

In the direction NT1 to LT, the frame structure is identical to that of the direction LT to NT1.

The frame transmitted by the NT1 is synchronized to that received from the LT.

I.4 Frame word

I.4.1 Frame word in direction LT to NT1

The frame word in the direction LT to NT1 is

+ + + - - - + - - + -

I.4.2 Frame word in direction NT1 to LT

The frame word in the direction NT1 to LT is

- + - - + - - - + + +

I.5 Frame alignment procedure

The transmission system is considered to be synchronous if the frame word has been identified in the same position for 4 immediately succeeding frames. Loss of synchronization is assumed, if the detected frame position does not coincide with the expected position during 60 . . . 200 successive frames.

I.6 Multiframe

Not used.

I.7 Frame offset at NT1

On the line at the NT1 the frame word transmitted by the NT1 occurs 60 ± 1 symbols (0.5 ms) later than that received at the NT1 input, measured between the first symbols of each frame word.

I.8 C_L- channel

I.8.1 Bit rate

The bit rate for the C_L-channel (maintenance-channel) is 1 kbit/s.

I.8.2 Structure

No specific structure is defined for transparent messages.

I.8.3 Protocols and procedures

Transparent messages in the C_L-channel use “0” and “-” polarity of the C_L-symbol of the line signal. “0” and “+” polarity are used to request a loopback 2B + D in the NT1 or an intermediate repeater. Transparent use of the C_L- channel may override these loopback commands.

Continuous “0” polarity is used as idle code.

The command/information channel protocol shall use “0” and “+” polarity codings.

Loopback commands are coded as follows:

- Loopback 1A activation (in regenerator): continuous “+0”;
- Loopback 2 activation (in NT1): continuous “+”;
- Loopback deactivation: continuous “0”.

An activation or deactivation command is identified when 8 consecutive symbols according to the coding rule have been detected.

a) *Transmission error detection and report*

Transmission errors shall be detected by monitoring frames received with one or more line code violations. An errored frame detected by the NT1 shall be reported back to the LT by setting one C_L- symbol to “+” polarity.

b) *Transparent channel*

The transparent channel shall use “-” polarity for ZERO, “0” and “+” polarity shall be interpreted as ONE. “0” or “+” polarity shall be considered as idle code.

Messages of the transparent channel shall have priority.

I.9 Scrambling

In order to minimize correlation between incoming and transmitted symbols scrambling is used. Scrambling is applied only to the 2B + D-channels.

The scrambling polynomial is different in both NT1 to LT and LT to NT1 directions.

- In direction LT to NT1: $1 \oplus x^{-5} \oplus x^{-23}$
- In direction NT1 to LT: $1 \oplus x^{-18} \oplus x^{-23}$,

\oplus is the modulo two sum and x^{-k} is the scrambled data delayed by k symbol intervals.

I.10 Activation/deactivation

Activation/deactivation is provided to enable the use of a power down state especially for applications, where the NT1 is powered from the LT via the local line. Activation from the power state may be initiated from both ends using a 7.5 kHz burst signal. Collisions are handled through appropriate duration and repetition rate of these bursts.

The procedures on the line system support the procedures at reference point T for call control in accordance with Recommendation I.430 and the operation of loopbacks 1 (in the LT), 1A (in the regenerator) and 2 (in the NT1) in accordance with Recommendation I.603. The loopbacks are transparent.

Timer 1 and timer 2, as defined in Recommendation I.430, are located as follows:

- Timer 1 in the ET layer 1 or the ET;
- Timer 2 in the NT1.

The activation of the line system for maintenance purposes e.g. error performance monitoring, is possible, even if no TE is connected to the interface at T reference point.

Transmission of INFO 2 on the interface of T reference point is initiated when the line system is synchronized in the direction LT to NT1.

I.10.1 Signals used for activation

To provide means to control/indicate progress during activation/deactivation across the local line the following signal elements are used:

| | |
|--------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| SIG 0 | NT1 to LT and LT to NT1 |
| | No signal. |
| SIG 1W | NT1 to LT |
| | Awake signal (7.5 kHz tone); signals the layer 1 entity in the local exchange that it has to enter the power-up state and provide for the activation of the line system and the interface at T reference point. |
| | This signal is also used as awake acknowledge on the receipt of SIG 2W. |
| SIG 2W | LT to NT1 |
| | Awake signal (7.5 kHz tone); signals the NT1 that it has to enter the power-up state and prepare for synchronization on an incoming signal from the LT. |
| | This signal is also used as awake acknowledge on the receipt of SIG 1W. |
| SIG 1 | NT1 to LT |
| | Signal which contains framing information and allows the synchronization of the receiver in the LT. It informs the LT that the NT1 has synchronized on SIG 2. |
| SIG 2 | LT to NT1 |
| | Signal which contains framing information and allows the synchronization of the receiver in the NT1. |
| SIG 1A | NT1 to LT |
| | Signal similar to SIG 1 but without framing information. |
| SIG 3 | NT1 to LT |
| | Signal which contains framing information and allows the synchronization of the receiver in the LT. It indicates to the ET that the interface at T reference point is synchronized in both directions of transmission (except in the case of loopback 2 and 1A). |

| | | |
|-----------|-----------|------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| SIG 4H | LT to NT1 | Signal which requires the NT1 to establish full layer 1 information transfer capability in both directions of transmission. |
| SIG 4 | LT to NT1 | Signal which contains framing information and operational data on B and D channels. |
| SIG 5 | NT1 to LT | Signal which contains framing information and operational data on B and D channels. |
| SIG 2-L2 | LT to NT1 | Signal similar to SIG 2, but includes a loopback 2 request. |
| SIG 4H-L2 | LT to NT1 | Signal which requires the NT1 to operate loopback 2 and to establish layer 1 information transfer capability in the direction LT to TE (transparent loopback 2). |
| SIG 4-L2 | | Signal similar to SIG 4, but includes a loopback 2 request. |

All SIGs, except SIG 1W and SIG 2W, are continuous signals. The awake signals SIG 1W and SIG 2W are sent for a specified period of time only, but may be repeated if no acknowledgement is received. The repetition times are specified in a way to assure a proper interworking with the normal activation procedure.

The loopback requests are transmitted making use of the C_L channel. All other SIGs do not require the C_L channel.

The C_L channel is provided with all SIGs except SIG 0, SIG 1W, SIG 2W and SIG 1A.

I.10.2 Definition of internal timers

In the state transition tables and arrow diagrams the following internal timers are used:

| | | |
|-------|--------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Tn1 = | 13 ms: | timer to supervise repetition of the awake signal SIG 2W from the LT |
| T11 = | 7 ms: | timer to supervise repetition of the awake signal SIG 1W from the NT1 |
| T12 = | 1 ms: | timer which defines the duration of SIG 4H and SIG 4H-L2 |
| T13 = | 1 ms: | timer which assures that, under non-failure conditions, the PH-AI is passed first in the TE and then in the LT/ET. This protects the first layer 2 frame (layer 3 – SETUP message) from the network side. |
| T14 = | 12 ms: | timer used to start transmission of SIG 2 when loopback 1 is requested. |
| T15 = | 0.1 ... 1 s: | timer to supervise the deactivation procedure (within ET). |


I.10.3 Description of the activation procedure

In Figure I.2 the activation/deactivation procedures are described for the non-failure situation.


Timer T1 (located in ET layer 1) and Timer T2 (located in NT1) are as specified in Recommendation I.430; the functional elements (FE) are defined in 5.4.1.3/G.960, and the primitives in 5.4.2.2/G.960 and 5.4.2.3/G.960.

I.10.4 NT1 state transition table


The NT1 state transition table is described in Table I.1. INFOs on the interface at T reference point are related to SIGs on the line system and vice versa.



a) Activation from network side



b) Activation from user side



c) Deactivation

T1820270-93/d19

FIGURE I.2/G.961
Activation/deactivation procedures: arrow diagrams
(non-failure situations)

TABLE I.1/G.961

NT1 state transition table

| State → | NT 1.1 | NT 1.2 | NT 1.3 | NT 1.4 | NT 1.5 | NT 1.6 | NT 1.7 | NT 1.8 | NT 1.9 | NT 1.10 | NT 2.1 | NT 2.2 |
|----------------------------|-------------------|--------|--------|------------------|------------------|------------------|------------------|--------|------------------|------------------|------------------|------------------|
| Transmit signal | INFO 0 | INFO 0 | INFO 0 | INFO 0 | INFO 2 | INFO 2 | INFO 4 | INFO 0 | INFO 2 | INFO X (Note 2) | INFO 2 | INFO 4 (Note 4) |
| Receive signal | SIG 0 | SIG 1W | SIG 1W | SIG 1A | SIG 1 | SIG 3 | SIG 5 | SIG 0 | SIG 5 | SIG 0 (Note 3) | SIG 3 | SIG 5 (Note 5) |
| INFO 0 | – | – | – | – | – | – | NT 1.9 | NT 1.1 | – | – | – | – |
| INFO 1 | NT 1.2 | – | – | – | – | – | / | – | – | / | – | / |
| INFO 3 | / | / | / | / | NT 1.6 | – | – | – | NT 1.7 | / | – | – |
| SIG 0 | – | – | – | ST.T2; NT 1.8 | ST.T2; NT 1.8 | ST.T2; NT 1.8 | ST.T2; NT 1.8 | – | ST.T2; NT 1.8 | ST.T2; NT 1.8 | ST.T2; NT 1.8 | ST.T2; NT 1.8 |
| SIG 2W | ST.Tn1; NT 1.3 | NT 1.4 | / | / | / | / | / | – | / | / | / | / |
| SIG 2 | / | – | – | NT 1.5 | – | – | / | / | / | / | NT 1.6 or – | / |
| SIG 4H | / | / | / | / | / | NT 1.7 | – | / | / | / | NT 1.7 | / |
| SIG 4 | / | / | / | / | / | / | – | / | – | – | / | NT 1.7 |
| Exp. of T2 (Note 1) | – | – | – | – | – | – | – | NT 1.1 | – | – | – | – |
| Lost framing T interface | / | / | / | / | / | – | NT 1.9 | – | – | – | / | / |
| Lost framing line system | / | / | / | / | NT 1.10 | NT 1.10 | NT 1.10 | / | NT 1.10 | – | NT 1.10 | NT 1.10 |
| Exp. of internal timer Tn1 | / | / | NT 1.4 | / | / | / | / | / | / | / | / | / |

TABLE I.1/G.961 (end)

NT1 state transition table

| State | NT 1.1 | NT 1.2 | NT 1.3 | NT 1.4 | NT 1.5 | NT 1.6 | NT 1.7 | NT 1.8 | NT 1.9 | NT 1.10 | NT 2.1 | NT 2.2 |
|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--------|--------|--------|--------|----------------|----------------|--------|--------|--------|--------------------|--------|--------------------|
| Transmit signal | INFO 0 | INFO 0 | INFO 0 | INFO 0 | INFO 2 | INFO 2 | INFO 4 | INFO 0 | INFO 2 | INFO X (Note 2) | INFO 2 | INFO 4 (Note 4) |
| | SIG 0 | SIG 1W | SIG 1W | SIG 1A | SIG 1 | SIG 3 | SIG 5 | SIG 0 | SIG 5 | SIG 0 (Note 3) | SIG 3 | SIG 5 (Note 5) |
| SIG 2-L2 | / | – | – | NT 2.1 | NT 2.1 or – | NT 2.1 or – | / | / | / | / | – | / |
| SIG 4H-L2 | / | / | / | / | / | NT 2.2 | – | / | / | / | NT 2.2 | – |
| SIG 4-L2 | / | / | / | / | / | / | NT 2.2 | / | NT 2.2 | NT 2.2 | / | – |
| <p>– No state change. / Impossible by the definition of peer-to-peer physical layer procedures or system internal reasons. ST.Tx; NTy Start Timer x; enter state NT y.</p> <p>NOTES</p> <p>1 Timer T2 as defined in Recommendation I.430. 2 INFO X: signal with no framing information i.e. binary ZERO's. 3 Any other signal which produces an error indication on the LT side is allowed, especially loss of framing or excessive error rate. 4 The D-Echo bit is set to binary ZERO. 5 The B- and D-channels are looped back to the network side.</p> | | | | | | | | | | | | |

The following states are used:

- NT 1.1 Deactivated state (low power consumption mode). No signal is transmitted.
- NT 1.2 The NT1 sends the awake signal SIG 1W to the LT, on the receipt of INFO 1 from the user side, and waits for the receipt of the awake acknowledge signal SIG 2W from the LT.
- NT 1.3 On receipt of the awake signal SIG 2W, the NT1 responds with SIG 1W and starts transmission of SIG 1A on expiry of timer Tn1, unless a new awake signal SIG 2W from the LT is received.
- NT 1.4 After completion of the awake procedure, the NT1 waits for SIG 2 to synchronize its receiver.
- NT 1.5 The receiver on the network side is synchronized. The NT1 sends SIG 1 to the LT and INFO 2 to the user side to initiate the activation of the interface of reference point T. It waits for the receipt of INFO 3.
- NT 1.6 The interface at T reference point is synchronized in both directions of transmission. The NT1 sends SIG 3 to the LT and waits for the receipt of SIG 4H.
- NT 1.7 The NT1 is fully active and sends INFO 4 to the user side and SIG 5 to the LT. The B and D channels are operational.
- NT 1.8 Pending deactivation state. The NT1 sends INFO 0 to the user side to deactivate the interface at reference point T and SIG 0 to the LT. It waits for the receipt of INFO 0 or expiry of timer T2 to enter state NT 1.1.
- NT 1.9 This state is entered on loss of signal or loss of framing at the T interface. No indication is sent to the LT, in accordance with Note 3 to Table 4/I.430.
- NT 1.10 This state is entered on loss of framing at the line side. An indication is forwarded to the user side (INFO X) and to the network side (SIG 0).

The following states support activation when loopback 2 is requested:

- NT 2.1 The receiver on the network side is synchronized. The NT1 sends SIG 3 to the LT and INFO 2 to the user side (transparent loopback). It waits for the receipt of SIG 4H-L2 from the LT.
- NT 2.2 The NT1 is fully active and sends INFO 4 to the user side (transparent loopback) and SIG 5 to the LT. Loopback 2 is operated and receive data 2B + D are sent to the LT.

I.10.5 LT state transition table

The LT state transition table is described in Table I.2. SIGs on the line system are related to function elements (FEs) on the V₁ reference point.

The following states are used:

- LT 1.1 Deactivated state. No signal is transmitted.
- LT 1.2 On receipt of the awake signal SIG 1W, the LT responds with SIG 2W and starts transmission of SIG 2 on expiry of timer T11, unless a new awake signal SIG 1W from the NT1 is received.
- LT 1.3 The LT sends the awake signal SIG 2W to the NT1, on the receipt of FE 1, and waits for the awake acknowledge signal SIG 1W from the NT1.
- LT 1.4 The LT sends SIG 2 to the NT1 and waits for SIG 1 or SIG 3 to synchronize its receiver. When the LT is synchronized and has detected SIG 1, it issues FE 3.
- LT 1.5 The line transmission system is synchronized in both directions of transmission. The LT waits for the receipt of SIG 3.

TABLE I.2/G.961
LT state transition table

| State → | LT 1.1 | LT 1.2 | LT 1.3 | LT 1.4 | LT 1.5 | LT 1.6 | LT 1.7 | LT 1.8 | LT 2.1 | LT 2.2 | LT 2.3 | LT 2.4 |
|---------------------------|----------------------------|--------|--------|-------------------|-------------------|-----------------|------------|-----------------|--------|--------|-----------------|--------|
| Transmit signal | | | | | | | | | | | | |
| Receive signal | SIG 0 | SIG 2W | SIG 2W | SIG 2 | SIG 2 | SIG 4H | SIG 4 | SIG 0 | SIG 2W | SIG 2 | SIG 4H | SIG 4 |
| FE 1 | LT 1.3 | – | – | – | – | – | – | – | – | – | – | – |
| FE 5 | : | LT 1.8 | LT 1.8 | LT 1.8 | LT 1.8 | LT 1.8 | LT 1.8 | – | LT 1.8 | LT 1.8 | LT 1.8 | LT 1.8 |
| SIG 0 | – | – | – | – | FE 7; – | FE 7; – | FE 7; – | FE 6; LT 1.1 | – | – | – | – |
| SIG 1W | ST.T11, FE 2; LT 1.2 | : | LT 1.4 | / | / | / | / | – | – | / | / | / |
| SIG 1 | / | / | / | FE 3; LT 1.5 | – | / | / | – | / | – | – | – |
| SIG 3 | / | / | / | ST.T12; LT 1.6 | ST.T12; LT 1.6 | – | – | – | / | – | – | – |
| Exp. of intern. timer T11 | – | LT 1.4 | – | – | – | – | – | – | – | – | – | – |
| Exp. of intern. timer T12 | – | – | – | – | – | FE 7; LT 1.4 | – | – | – | – | FE 4; LT 2.4 | – |
| Lost framing line system | / | / | / | / | FE 7; – | FE 7; – | FE 7; – | – | / | / | / | / |

TABLE I.2/G.961 (end)

LT state transition table

| State → | LT 1.1 | LT 1.2 | LT 1.3 | LT 1.4 | LT 1.5 | LT 1.6 | LT 1.7 | LT 1.8 | LT 2.1 | LT 2.2 | LT 2.3 | LT 2.4 |
|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-------------------|--------|----------------|----------------|----------------|--------|--------|--------|--------|-------------------|--------|--------|
| Transmit signal | | | | | | | | | | | | |
| Receive signal | SIG 0 | SIG 2W | SIG 2W | SIG 2 | SIG 2 | SIG 4H | SIG 4 | SIG 0 | SIG 2W | SIG 2 | SIG 4H | SIG 4 |
| FE 4 | ST.T14; LT 2.1 | – | LT 2.2 or – | LT 2.2 or – | LT 2.2 or – | – | – | LT 2.1 | : | : | : | : |
| Exp. of intern. timer T14 | – | – | – | – | – | – | – | – | LT 2.2 | – | – | – |
| Rec. synch. on looped b. sig. | / | / | / | – | – | – | – | – | / | ST.T12; LT 2.3 | – | – |
| <p>– No state change.</p> <p>/ Impossible by the definition of peer-to-peer physical layer procedures or system internal reasons.</p> <p>:</p> <p>a, b; LT x Perform action/issue message a and b; enter state LTx.</p> <p>ST.Tlx Start Timer Tlx.</p> | | | | | | | | | | | | |

- LT 1.6 The line transmission system and the interface at T reference point are synchronized in both directions of transmission. The LT sends SIG 4H until the expiry of timer T12.
- LT 1.7 Fully active state. The LT sends SIG 4 to the NT1 and issues FE 4. The B and D channels are fully operational.
- LT 1.8 Pending deactivation state. The LT sends SIG 0 to the NT1 to deactivate the line system and the interface at T reference point. It waits for the receipt of SIG 0 to enter state LT 1.1 and to issue FE 6.

The following states support activation when loopback 1 is requested:

- LT 2.1 The LT sends the awake signal SIG 2W to the NT1 (transparent loopback), on the receipt of FE 9, and starts transmission of SIG 2 on expiry of timer T14.
- LT 2.2 The LT has operated loopback 1 and is synchronizing its receiver on the looped back signal.
- LT 2.3 The LT sends SIG 4H until the expiry of timer T12.
- LT 2.4 The LT is fully active and sends SIG 4 to the NT1 (transparent loopback). Loopback 1 is operated.

The LT state transition table is not affected by loopback 2 and 1A requests. The corresponding control signals are transferred across channels C_{V_1} and C_L .

I.10.6 Activation times

For definition of activation times see 5.5/G.960.

- a) Maximum activation time for activation occurring immediately after a deactivation:
 - without regenerator: 210 ms
 - with regenerator: 420 ms.
- b) Maximum time for activation occurring after the first powering of a line:
 - without regenerator: 1.5 s
 - with regenerator: 3 s.

I.11 Jitter

Jitter tolerances shall assure that the maximum network limit of jitter (see Recommendation G.823) is not exceeded.

Furthermore, the limits of Recommendation I.430 must be supported by the jitter limits of the transmission system on local lines.

The jitter limits given below must be satisfied regardless of the length of the local line and the inclusion of repeaters, provided that they are covered by the transmission media characteristic (see 3). The limits must be met regardless of the transmitted signal. A suitable test sequence is for further study (see 4/G.823).

I.11.1 Limits of maximum tolerable input jitter


The amplitude of the jitter at the NT1 input shall be limited by the template given in Figure I.3.

I.11.2 Output jitter of NT1 in absence of input jitter

When measured with a highpass filter with a 30 Hz cut-off frequency, the jitter at the output of the NT1 shall not exceed 0.02 UIpp. Without a filter, the jitter shall not exceed 0.1 UIpp.

I.11.3 Timing extraction jitter

The jitter at the output of the NT1 shall closely follow the input jitter. Therefore, the jitter transfer function of the NT1 shall be less than ± 1 dB in the frequency range 3 Hz to 30 Hz.



$$1 \text{ UI} = 1/120 \text{ kHz} = 8.3 \bar{3} \mu\text{s}$$

FIGURE I.3/G.961
Minimum tolerable sinusoidal input jitter

I.11.4 Test conditions for jitter measurements

For further study.

I.12 Transmitter output characteristics

I.12.1 Pulse amplitude

The amplitude of a transmitted single pulse shall be $2 \text{ V} \pm 0.2 \text{ V}$ with a load impedance of 150 ohm.

I.12.2 Pulse shape

The shape of a transmitted single pulse shall fit the mask given in Figure I.4.

I.12.3 Signal power

Not specified.

I.12.4 Power spectrum

The upper bound of the power spectral density shall be limited according to Figure I.5.

I.12.5 Transmitter signal nonlinearity

Not specified.

I.13 Transmitter/receiver termination

I.13.1 Impedance

The nominal output/input impedance of the NT1 and LT shall be 150 ohms.

I.13.2 Return loss

The return loss against 150 ohms $\pm 1\%$ measured for NT1 or LT shall exceed the limits given in Figure I.6.




FIGURE I.4/G.961
Pulse mask for transmitted single pulse




FIGURE I.5/G.961
Limits of transmit power spectrum




FIGURE I.6/G.961
NT1 and LT return loss

I.13.3 Longitudinal conversion loss

The longitudinal conversion loss at the line interface for LT and NT1 shall exceed the limits given in Figure I.7.




FIGURE I.7/G.961
Longitudinal conversion loss

Annex A

Extension functions and requirements for a line system with MMS 43 line code

(This annex does not form an integral part of this Recommendation)

No extension functions and requirements have been defined yet.

Appendix II

Core requirements for a system using 2B1Q line code

(This appendix does not form an integral part of this Recommendation)

II.1 Line code

The line code shall be 2B1Q (2 binary, 1 quaternary). This is a 4-level code and is used without redundancy.

The bit stream entering the NT1 from the interface at reference point T (or entering the LT from the ET) shall be grouped into pairs of bits for conversion to quaternary symbols that are called quats. Figure II.1 shows the relationship of the bits in the B- and D-channels to quats. The B- and D-channel bits are scrambled before coding. M_1 through M_6 bits of the C_L -channel are also paired, coded and scrambled in the same way.

Each successive pair of scrambled bits in the binary data stream is converted to a quaternary symbol to be output from the transmitters, as specified below:

| First bit (sign) | Second bit (magnitude) | Quaternary symbol (quat) |
|---------------------|---------------------------|-----------------------------|
| 1 | 0 | +3 |
| 1 | 1 | +1 |
| 0 | 1 | -1 |
| 0 | 0 | -3 |

At the receiver, each quaternary symbol is converted to a pair of bits by reversing the table above, descrambled, and formed into a bit stream representing B- and D-channels and a C_L -channel containing M bits for maintenance and other purposes. The bits in the B- and D-channels are properly placed by reversing the relationship in Figure II.1.

II.2 Line baud rate

The line symbol rate is 80 kbauds.

II.2.1 Clock tolerance

II.2.1.1 NT1 clock tolerance

The tolerance of the free running NT1 clock is ± 100 ppm.

II.2.1.2 LT clock tolerance

The tolerance of the clock provided at the LT is ± 5 ppm.

| | | | | | | | | | |
|-------------------|-----------------------------------------------|-----------------------------------------------|-----------------------------------------------|-----------------------------------------------|-----------------------------------------------|-----------------------------------------------|-----------------------------------------------|-----------------------------------------------|---------------------------------------------|
| | Time → | | | | | | | | |
| Data | B ₁ | | | | B ₂ | | | | D |
| Bit Pairs | <i>b</i> ₁₁ <i>b</i> ₁₂ | <i>b</i> ₁₃ <i>b</i> ₁₄ | <i>b</i> ₁₅ <i>b</i> ₁₆ | <i>b</i> ₁₇ <i>b</i> ₁₈ | <i>b</i> ₂₁ <i>b</i> ₂₂ | <i>b</i> ₂₃ <i>b</i> ₂₄ | <i>b</i> ₂₅ <i>b</i> ₂₆ | <i>b</i> ₂₇ <i>b</i> ₂₈ | <i>d</i> ₁ <i>d</i> ₂ |
| Quat # (relative) | <i>q</i> ₁ | <i>q</i> ₂ | <i>q</i> ₃ | <i>q</i> ₄ | <i>q</i> ₅ | <i>q</i> ₆ | <i>q</i> ₇ | <i>q</i> ₈ | <i>q</i> ₉ |
| # Bits | 8 | | | | 8 | | | | 2 |
| # Quats | 4 | | | | 4 | | | | 1 |

T1814300-92/d25

*b*₁₁ First bit of B₁ octet as received at reference point T
*b*₁₈ Last bit of B₁ octet as received at reference point T
*b*₂₁ First bit of B₂ octet as received at reference point T
*b*₂₈ Last bit of B₂ octet as received at reference point T
*d*₁ *d*₂ Consecutive D-channel bits (*d*₁ is first bit of pair as received at reference point T)
*q*_{*i*} *i*th quat relative to start of given 18-bit 2B + D data field

NOTE – There are 12 2B + D 18-bit fields per 1.5 ms basic frame.

FIGURE II.1/G.961
2B1Q encoding of 2B + D bit fields

II.3 Frame structure

A frame shall be 120 quaternary symbols transmitted within a nominally 1.5 ms interval. Each frame contains a frame word, 2B + D data and C_L-channel bits shown in Figure II.2.

II.3.1 Frame length

The number of 2B + D slots in a frame is 12. Each slot contains 18 bits.

II.3.2 Bit allocation in direction LT-NT1

The bit allocation of the frames is shown in Figures II.1 and II.2.

II.3.3 Bit allocation in direction NT1-LT

See II.3.2.

II.4 Frame word

The frame word is used to allocate bit positions to the B, D, and C_L-channels. It may be also used for baud synchronization.

II.4.1 Frame word in direction LT-NT1

The code for the frame word in all frames except the first in a multiframe shall be:


$$FW = +3 +3 -3 -3 -3 +3 -3 +3 +3$$

The code for the frame word of the first frame of a multiframe shall be an inverted frame word (IFW):

$$IFW = -3 -3 +3 +3 +3 -3 +3 -3 -3$$

II.4.2 Frame word in direction NT1-LT

See II.4.1.



T1814310-92/d26

Symbols and abbreviations:

| | |
|----------------|---------------------------------------------------------------------|
| quat | Quaternary symbol = 1 baud |
| -3, -1, +1, +3 | Symbol names |
| 2B + D | Customer data channels B ₁ , B ₂ and D |
| FW | Frame Word (9-Symbol Code) = +3 +3 -3 -3 -3 +3 -3 +3 +3 |
| IFW | Inverted (or complementary) frame word = -3 -3 +3 +3 +3 -3 +3 -3 -3 |
| C _L | M-channel bits, M ₁ to M ₆ |

NOTE – Frames in the NT1-to -Network direction are offset from frames in the Network-to -NT1 direction by 60 ± 2 quats.

FIGURE II.2/G.961

Frame structure of 2B1Q transmission system

II.5 Frame alignment procedure

A unique frame alignment procedure is not specified. However, the time limits specified in II.10 shall be met.

II.6 Multiframe

To enable the allocation of the C_L-channel bits over more than one frame, a multiframe is used. The start of the multiframe is determined by the inverted frame word (IFW). The number of frames in a multiframe is eight.

II.6.1 Multiframe word in direction NT1-LT

See II.4.1.

II.6.2 Multiframe word in direction LT-NT1

See II.4.1.

II.7 Frame offset between LT-NT1 and NT1-LT frames

The NT1 shall synchronize transmitted frames with received frames (LT-NT1 direction). Transmitted frames shall be offset with respect to received frames by 60 ± 2 quaternary symbols (i.e. about 0.75 ms).

II.8 C_L-channel

The C_L-channel consists of the last three symbols (6 bits) in each basic frame of the multiframe.

II.8.1 Bit rate

The bit rate for the C_L-channel is 4 kbit/s.

II.8.2 Structure

Forty-eight bits of a multiframe are used for the C_L -channel and are referred to as M bits.

Twenty-four bits per multiframe (2 kbit/s) are allocated to an embedded operations channel (EOC) which supports operations communications needs between the network and the NT1.

Twelve bits per multiframe (1 kbit/s) are allocated to a cyclic redundancy check (CRC) function.

Twelve bits per multiframe (1 kbit/s) are allocated to other functions and spare bits as shown in Figure II.3.

| | | Framing | 2B + D | C_L (overhead) bits M_1 - M_6 | | | | | | |
|----------------|-----------------|----------------|--------|-------------------------------------|------------|------------|-----------------|-------------------|-------------------|-------|
| | | Quat positions | 1-9 | 10-117 | 118 s | 118 m | 119 s | 119 m | 120 s | 120 m |
| | | Bits positions | 1-18 | 19-234 | 235 | 236 | 237 | 238 | 239 | 240 |
| Multiframe No. | Basic frame No. | Frame word | 2B + D | M_1 | M_2 | M_3 | M_4 | M_5 | M_6 | |
| LT to NT1 | | | | | | | | | | |
| A | 1 | IFW | 2B + D | EOC_{a1} | EOC_{a2} | EOC_{a3} | ACT | 1 | 1 | |
| | 2 | FW | 2B + D | EOC_{dm} | EOC_{i1} | EOC_{i2} | DEA | 1 | FEBE | |
| | 3 | FW | 2B + D | EOC_{i3} | EOC_{i4} | EOC_{i5} | 1 | CRC ₁ | CRC ₂ | |
| | 4 | FW | 2B + D | EOC_{i6} | EOC_{i7} | EOC_{i8} | 1 | CRC ₃ | CRC ₄ | |
| | 5 | FW | 2B + D | EOC_{a1} | EOC_{a2} | EOC_{a3} | 1 | CRC ₅ | CRC ₆ | |
| | 6 | FW | 2B + D | EOC_{dm} | EOC_{i1} | EOC_{i2} | 1 | CRC ₇ | CRC ₈ | |
| | 7 | FW | 2B + D | EOC_{i3} | EOC_{i4} | EOC_{i5} | UOA | CRC ₉ | CRC ₁₀ | |
| | 8 | FW | 2B + D | EOC_{i6} | EOC_{i7} | EOC_{i8} | AIB | CRC ₁₁ | CRC ₁₂ | |
| B, C, ... | | | | | | | | | | |
| NT1 to LT | | | | | | | | | | |
| 1 | 1 | IFW | 2B + D | EOC_{a1} | EOC_{a2} | EOC_{a3} | ACT | 1 | 1 | |
| | 2 | FW | 2B + D | EOC_{dm} | EOC_{i1} | EOC_{i2} | PS ₁ | 1 | FEBE | |
| | 3 | FW | 2B + D | EOC_{i3} | EOC_{i4} | EOC_{i5} | PS ₂ | CRC ₁ | CRC ₂ | |
| | 4 | FW | 2B + D | EOC_{i6} | EOC_{i7} | EOC_{i8} | NTM | CRC ₃ | CRC ₄ | |
| | 5 | FW | 2B + D | EOC_{a1} | EOC_{a2} | EOC_{a3} | CSO | CRC ₅ | CRC ₆ | |
| | 6 | FW | 2B + D | EOC_{dm} | EOC_{i1} | EOC_{i2} | 1 | CRC ₇ | CRC ₈ | |
| | 7 | FW | 2B + D | EOC_{i3} | EOC_{i4} | EOC_{i5} | SAI | CRC ₉ | CRC ₁₀ | |
| | 8 | FW | 2B + D | EOC_{i6} | EOC_{i7} | EOC_{i8} | 1* | CRC ₁₁ | CRC ₁₂ | |
| 2, 3, ... | | | | | | | | | | |

ACT Activation bit (set to ONE during activation)

AIB Alarm indication bit (ZERO indicates interruption)

CRC Cyclic redundancy check: covers 2B + D and M4

- 1 Most significant bit
- 2 Next most significant bit
- etc.

CSO Cold-start-only bit (ONE indicates cold-start-only)

DEA Deactivation bit (set to ZERO to announce deactivation)

| | |
|-----------------------------------|------------------------------------------------------------------------------------------------------------------------------------------|
| EOC | Embedded operations channel |
| | <ul style="list-style-type: none"> a Address bit dm Data/message indicator i information (data/message) |
| FEBE | Far end block error bit (ZERO for errored multiframe) |
| NTM | NT1 in test mode bit (ZERO indicates test mode) |
| PS ₁ , PS ₂ | Power status bits (ZERO indicates power problems) |
| quat | Pair of bits forming quaternary symbol |
| | <ul style="list-style-type: none"> s Sign bit (first) in quat m Magnitude bit (second) in quat |
| SAI | S-activation indicator bit (optional, set = 1 for S/T activity) |
| UOA | DLL-only-bit (optional, set = 1 to activate S/T |
| 1 | Reserve bit for future standard; set = ONE |
| 1* | Network indicator bit; reserved for network use, set = ONE |
| 2B + D | User data, bits 19-234 in basic frame |
| M | C _L -channel, bits 235-240 in basic frame |
| FW/IFW | Frame word/inverted frame word, bits 1-18 in frame |

NOTES

- 1 8 × 1.5 ms. Basic frames → 12 ms. Multiframe.
- 2 NT1-to-Network multiframe delay offset from Network-to-NT1 multiframe by 60 ± 2 quats (about 0.75 ms).
- 3 All bits other than the frame work are scrambled.

FIGURE II.3/G.961

2B1Q multiframe technique and overhead bit assignments

II.8.3 Protocol and procedures

The C_L-channel functions (M bits) specified below are based on the bit allocation for the multiframe defined in Figure II.3.

II.8.3.1 Error monitoring function

II.8.3.1.1 Cyclic redundancy check (CRC)

The CRC bits are the M₅ and M₆ bits in frames 3 through 8 of the multiframe. The CRC is an error detection code that shall be generated from the appropriate bits in the multiframe and inserted into the bit stream by the transmitter. At the receiver a CRC calculated from the same bits shall be compared with the CRC value received in the bit stream. If the two CRCs differ, there has been at least one error in the covered bits in the multiframe.

II.8.3.1.2 CRC algorithms

The cyclic redundancy check (CRC) code shall be computed using the polynomial:

$$P(x) = x^{12} \oplus x^{11} \oplus x^3 \oplus x^2 \oplus x \oplus 1$$

where

⊕ = modulo 2 summation.

One method of generating the CRC code for a given multiframe is illustrated in Figure II.4. At the beginning of a multiframe all register cells are cleared. The multiframe bits to be covered by the CRC are then clocked into the generator from the left. During bits which are not covered by the CRC (FW, IFW, M₁, M₂, M₃, M₅, M₆) the state of the CRC generator is frozen and no change in state of any of the stages takes place. After the last multiframe bit to be covered by the CRC is clocked into REGISTER CELL 1, the 12 register cells contain the CRC code of the next multiframe. Between this point and the beginning of the next multiframe, the register cell contents are stored for transmission in the CRC field of the next multiframe. Notice that multiframe bit CRC1 resides in REGISTER CELL 12, CRC2 in REGISTER CELL 11, etc.

NOTE – The binary ONES and ZEROs from the interface at the T reference point, and corresponding bits from the network (across the V₁ reference point), must be treated as binary ONES and ZEROs, respectively, for the computation of the CRC.

II.8.3.1.3 Bits covered by the CRC

The CRC bits shall be calculated from the bits in the D-channel, both B-channels, and the M₄ bits.

II.8.3.2 Other C_L-channel functions

A number of transceiver operations and maintenance functions are handled by M₄, M₅, and M₆ bits in the multiframe. These bits are defined in the following subclauses. To reflect a change in status, a new value for M₄ bits shall be repeated in at least three consecutively transmitted multiframe.

II.8.3.2.1 Far end block error (FEBE) bit, mandatory

The FEBE bits shall be the M₆ bits in the second basic frame of the multiframe transmitted by either transceiver. The FEBE bit shall be set to ONE if there are no CRC errors in the multiframe and ZERO if the multiframe contains a CRC error. The FEBE bit shall be placed in the next available outgoing multiframe and transmitted back to the originator. The FEBE bits may be monitored to determine the performance of the far end receiver.

II.8.3.2.2 The ACT bit, mandatory

The ACT bit is the M₄ bit in the first frame of multiframe transmitted by either transceiver. The ACT bit is used as a part of the start-up sequence to communicate readiness for layer 2 communication progress (see II.10.5). If a Loopback 2 (2B + D) is requested, the ACT bit (from NT to LT) is set to binary ONE after time T₇ (see Figure II.6) as part of the loopback start-up sequence to communicate readiness to loopback data. This use of the ACT bit for Loopback 2 is recommended. However, some existing implementations may not set ACT = 1 for Loopback 2.

II.8.3.2.3 The DEA bit, mandatory


The DEA bit is the M₄ bit in the second frame of multiframe transmitted from the LT (see II.3 and Figure II.3). The DEA bit is used by the LT to communicate to the NT1 its intention to deactivate (see II.10.1.5.2). To permit reliable detection of the DEA bit when indicating the intention to deactivate, its corresponding status (binary ZERO) shall be transmitted in at least three successive multiframe before terminating transmission of signal.

II.8.3.2.4 NT1 power status bits

The M₄ bits in the second and third basic frames of multiframe transmitted by the NT1 (Figure II.3) are reserved for NT1 power status indication; their use is optional. When not used, these bits shall be set to ONE in SN3. See Annex A to Appendix II.

II.8.3.2.5 NT1 test mode indicator (NTM) bit

The M₄ bit in the fourth basic frame of multiframe transmitted by the NT1 to the network (Figure II.3) is reserved for NT1 test mode indication; its use is optional. If this function is not used, the bit shall be set to ONE in SN3. See Annex A to Appendix II.



T1814320-92/d27

FIGURE II.4/G.961
CRC-12 generator

II.8.3.2.6 Cold-start-only (CSO) bit

The M₄ bit in the fifth frame of the multiframe transmitted by an NT1 is reserved for cold-start-only indication; its use is optional. If this function is not used, this bit shall be set to ZERO in SN3. See Annex A to Appendix II.

II.8.3.2.7 DLL-only-activation (UOA) bit

The M₄ bit in the seventh basic frame of multiframes transmitted by an LT is reserved for DLL-only-activation; its use is optional. If this function is not used, this bit shall be set to ONE in SL2 and SL3. See Annex A to Appendix II.

II.8.3.2.8 S/T-interface-activity-indicator (SAI) bit

The M₄ bit in the seventh basic frame of the multiframes transmitted by an NT1 is reserved for S/T-interface-activity-indication; its use is optional. If this function is not used, this bit shall be set to ONE in SN3. See Annex A to Appendix II.

II.8.3.2.9 Alarm indicator bit (AIB)

The M₄ bit in the eighth basic frame of the multiframes transmitted by the network toward the NT1 is reserved for the alarm indicator bit; its use is optional. If this function is not used, the AIB bit shall be set to ONE in SN3. See Annex A to Appendix II.

II.8.3.2.10 Network indicator bit (NIB) for network use

The NIB bit shall be the M₄ bit in the eighth basic frame of multiframes transmitted by the NT1 toward the network. The NT1 shall always set this bit to binary ONE in SN3.

NOTE – The use of NIB at the LT or in the REG is beyond the scope of this Recommendation.

II.8.3.2.11 Reserved bits

All bits in M₄, M₅, and M₆ not otherwise assigned are reserved for future standardization. Reserved bits shall be set to ONE before scrambling.

II.8.3.3 Embedded operations channel (EOC) functions

Twenty-four bits per multiframe (2 kbit/s) are allocated to an embedded operations channel (EOC) which supports operations communications needs between the network and the NT1.

NOTE – The use of the EOC functions for REG mode and the necessary messages is beyond the scope of this Recommendation.

II.8.3.3.1 EOC frame

The EOC frame shall be composed of 12 bits synchronized to the multiframe (see Table II.1).

TABLE II.1/G.961

The EOC frame layout

| Bits | 3 | 1 | 8 |
|-------------------|---------------|--------------------|------------|
| Function provided | Address field | Data/msg indicator | Info field |

The three-bit address field may be used to address up to seven locations. Only the specification of addresses of messages for the NT1 are within the scope of this Recommendation. The additional addresses are for intermediate network elements where the system is used to extend access involving carrier systems.

The data/message indicator bit shall be set to ONE to indicate that the information field contains an operations message; it shall be set to ZERO to indicate that the information field contains numerical data. Up to 256 messages may be encoded in the information field.

Exactly two EOC frames shall be transmitted per multiframe consisting of all M₁, M₂, and M₃ bits (see Figure II.3).

II.8.3.3.2 Mode of operation

The EOC protocol operates in a repetitive command/response mode. Three identical properly-addressed consecutive messages shall be received before an action is initiated. Only one message, under the control of the network, shall be outstanding (not yet acknowledged) on a complete Basic Access EOC at any one time.

The network shall continuously send an appropriately addressed message. In order to cause the desired action in the addressed element, the network shall continue to send the message until it receives three identical consecutive EOC frames from the addressed device that agree with the transmitted EOC frame. When the network is trying to activate an EOC function, autonomous messages from the NT1 will interfere with confirmation of receipt of a valid EOC message. The sending by the NT1 and receipt by the network of three identical consecutive properly-addressed Unable to Comply messages constitutes notification to the network that the NT1 does not support the requested function, at which time the network may abandon its attempt.

The addressed element shall initiate action when, and only when, three identical, consecutive, and properly-addressed EOC frames that contain a message recognized by the addressed element, have been received. The NT1 shall respond to all received messages. The response should be an echo of the received EOC frame towards the network with two exceptions described below. Any reply or echoed EOC frame shall be in the next available returning EOC frame, which allows a processing delay of approximately 0.75 ms.

If the NT1 does not recognize the message (data/message bit set to binary ONE) in a properly-addressed EOC frame, rather than echo, on the third and all subsequent receipts of that same correctly-addressed EOC frame, it shall return the Unable to Comply message in the next available EOC frame.

If the NT1 receives EOC frames with addresses other than its own address (000), or the broadcast address (111), it shall, in the next available EOC frame, return an EOC frame toward the network containing the Hold State message and its own address (the NT1, address, 000).

If an NT1, not implementing EOC data transfer functions, receives a data byte (Data/message bit set to binary ZERO) in a properly-addressed EOC frame, rather than echo on the third and subsequent receipts of that same correctly-addressed EOC frame, it shall return the Unable to Comply message in the next available EOC frame.

The protocol specification has made no provision for autonomous messages from the NT1.

All actions to be initiated at the NT1 shall be latching, permitting multiple EOC-initiated actions to be in effect simultaneously. A separate message shall be transmitted by the network to unlatch.

II.8.3.3.3 Addressing

An NT1 shall recognize either of two addresses, an NT1 and a broadcast address. These addresses are as follows:

| | Node | Address |
|-----------|-------------|---------|
| | NT1 | 000 |
| Broadcast | (all nodes) | 111 |

An NT1 shall use the address 000 in sending the Unable to Comply message.

II.8.3.3.4 Definition of required EOC functions

- 1) **operate 2B + D loopback:** This function directs the NT1 to loop back the user-data (2B + D) bit stream toward the network. This loopback may be transparent or non-transparent but in either case will continue to provide sufficient signal to allow the TE to maintain synchronization to the NT1.
- 2) **operate B₁-channel (or B₂-channel) loopback:** This function directs the NT1 to loop back an individual B-channel toward the network. The individual B-channel loopback can provide per-channel maintenance capabilities without totally disrupting service to the customer. This loopback is transparent. The implementation and operation of the individual B-channel loopbacks is optional.
- 3) **return to normal:** The purpose of this message is to release all outstanding EOC controlled operations and to reset the EOC processor to its initial state.
- 4) **unable to comply acknowledgement:** This will be the confirmation that the NT1 has validated the receipt of an EOC message, but that the EOC message is not in the menu of the NT1.
- 5) **request corrupt CRC:** This message requests the sending of corrupt CRCs toward the network, until cancelled with return to normal.
- 6) **notify of corrupted CRC:** This message notifies the NT1 that intentionally corrupted CRCs will be sent from the network until cancellation is indicated by return to normal.
- 7) **hold state:** This message is sent by the network to maintain the NT1 EOC processor and any active EOC controlled operations in their present state. This message may also be sent by the NT1 toward the network to indicate that the NT1 has received an EOC frame with an improper address.

II.8.3.3.5 Codes for required EOC functions

Table II.2 shows the codes for each of the EOC functions defined in II.8.3.3.4.

TABLE II.2/G.961

Messages required for command/response EOC mode

| Message | Origin (o) & destination (d) | | |
|-------------------------------------------------------------------------------------------------------------------------------------------------|------------------------------|---------|-----|
| | Message code | Network | NT1 |
| Operate 2B + D loopback | 0101 0000 | o | d |
| Operate B ₁ -channel loopback ^{a)} | 0101 0001 | o | d |
| Operate B ₂ -channel loopback ^{a)} | 0101 0010 | o | d |
| Request corrupted CRC | 0101 0011 | o | d |
| Notify of corrupted CRC | 0101 0100 | o | d |
| Return to normal | 1111 1111 | o | d |
| Hold state | 0000 0000 | d/o | o/d |
| Unable to comply acknowledgement | 1010 1010 | d | o |
| a) The use of B ₁ - and B ₂ -channel loopbacks is optional. However, the loopback codes are reserved for these functions. | | | |

Sixty-four EOC messages have been reserved for non-standard applications in the following four blocks of 16 codes each (x is ONE or ZERO): 0100 xxxx, 0011 xxxx, 0010 xxxx, 0001 xxxx. Another 64 EOC message codes have been reserved for internal network use in the following four blocks of 16 codes each (x is ONE or ZERO): 0110 xxxx, 0111 xxxx, 1000 xxxx, 1001 xxxx. All remaining codes not defined in Table II.2 and not reserved for non-standard applications or for internal network use are reserved for future standardization. Thus, 120 codes associated with the NT1 (000) and broadcast (111) addresses, are available for future standardization, i.e. 256 total codes, minus eight defined codes from the table, minus 64 codes for non-standard applications, minus 64 codes for internal network use.

NOTE – The reservation of codes for non-standard applications does not in any way endorse their use. Any use of such messages shall not interfere with the EOC protocol. An NT1 and an LT that support messages for non-standard applications may not function properly together.

II.9 Scrambling

The data stream in each direction of transmission shall be scrambled with a 23rd-order polynomial (see Figure II.5) prior to the insertion of FW.

In the LT-NT1 direction the polynomial shall be:

$$1 \oplus x^5 \oplus x^{23}$$

where

\oplus = modulo 2 summation.

In the NT1-LT direction the polynomial shall be:

$$1 \oplus x^{18} \oplus x^{23}$$

where

\oplus = modulo 2 summation.

The binary data stream shall be recovered in the receiver by applying the same polynomial to the scrambled data as was used in the transmitter.

NOTE – Binary ONES and ZEROS entering the NT1 receiver from the interface at reference point T, or entering the LT side transceiver from the network, must appear as binary ONES and ZEROS respectively, at the input of the scrambler. Also, during transmission/reception of the frame word or inverted frame word, the state of the scrambler must remain unchanged. (Caution: It is common for the input bits to be all ONES, e.g. during idle periods or during start-up. For the ONES to become scrambled, the initial state of the scrambling shift register must not be all ONES.)


II.10 Start-up and control

This subclause gives requirements for the start-up and turn-off processes, including examples of activation/deactivation requests, indicators of activation and deactivation, and indicators of errors. The transmission system is capable of loopbacks but these are not illustrated by examples. A specification of a procedure enabling the transmission system to be activated without activating the interface at reference point T is given in Annex A to Appendix II on extension functions.


The following definitions are for the purpose of clarifying requirements that are to follow:

- 1) **total activation:** The word activation is used here to describe a process that includes the start-up process as given in 2) below and activation as given in Recommendation I.430.
- 2) **start-up:** A process characterized by a sequence of signals produced by the LT and by the NT1. Start-up results in establishment of the master-slave mode, i.e. synchronization of the receivers and the training of equalizers and echo cancellers to the point that two-way transmission requirements are met.
- 3) **warm-start:** The start-up process that applies to transceivers meeting the optional warm-start activation-time requirements after they have once been synchronized and have subsequently responded to a deactivation request. Warm-start applies only if there have been no changes in line characteristics and equipment. Transceivers that meet warm-start requirements are called warm-start transceivers.


NT1 transmit scrambler (NT1 to LT)




NT1 transmit scrambler (LT to NT1)



LT receive descrambler (NT1 to LT)



NT1 receive descrambler (LT to NT1)



T1814330-92/d28

FIGURE II.5/G.961
Scrambler and descrambler

- 4) **cold-start:** The start-up process that applies to transceivers that either do not meet optional warm-start activation-time requirements, or have not been continuously in a deactive state that resulted from a deactivation request to the NT1. Cold start-also applies if there have been changes in line characteristics or equipment or both. A cold start shall always start from the RESET state.
- 5) **cold-start-only:** NT1 transceivers that do not meet optional warm-start activation-time requirements (see II.10.6) are called cold-start-only transceivers. The use of cold-start-only transceivers is optional.
- 6) **full operational status:** Full operational status of a transceiver means that it has:
 - a) acquired bit timing (for NT1); bit timing phase (for LT), and frame synchronization from the incoming signal from the other transceiver;
 - b) recognized the incoming multiframe marker; and
 - c) fully converged both echo canceller and equalizer coefficients.
- 7) **deactivation:** The word deactivation is used here to describe a process that includes the turn-off process as given in 8) below and deactivation of the S/T interface as given in Recommendation I.430.
- 8) **turn-off:** The process by which a pair of fully operational transceivers transition to the RESET state.
- 9) **RESET:** The RESET state consists of two sub-states: the RECEIVE RESET and the FULL RESET states. In other subclauses of this Recommendation, the term RESET is used to refer to the FULL RESET state.

RESET has no implications about the state of convergence of the equalizer or echo canceller coefficients of the transceiver.

For specific transceiver implementations, RESET states (or sub-states) may mean different and possibly multiple internal states.

- 10) **FULL RESET:** The FULL RESET state is one in which a transceiver has detected the loss of signal from the far end and is not transmitting (sending signal to the DLL).

The FULL RESET state shall also be entered following power up.

While in FULL RESET, NT1s may initiate transmission only if responding to a new power off/on cycle or to a new request for service from the customer terminal (TE). Under all other conditions, where the transceivers have been turned off (see II.10.1.5.2), the NT1s shall remain quiet, i.e. they shall not start transmitting any signal until they have received the TL signal (start-up tone) from the network.

- 11) **RECEIVE RESET:** The RECEIVE RESET state is a transient state in which NT1 has detected the loss of signal from the far end and is not transmitting (sending signal to the DLL). In addition, the transceiver is not permitted to initiate the start-up sequence (send wake-up tone) but shall be capable of responding to the start-up sequence (detecting wake-up tone). Unless it responds to a wake-up tone, an NT1 must remain in this state for at least 40 ms after detecting the loss of received signal, as specified in II.10.1.5.2 and II.10.2, after which time the transceiver shall enter the FULL RESET state.
- 12) **power down state:** While in RESET state, an NT1 may be in this condition. The NT1 consumes less power but is capable of detecting TL from the network side and/or INFO 1 from the user side.
- 13) **transparency:** The word transparency is used in this Recommendation to mean that the B₁-, B₂-, D-channel (2B + D) bits received by the transceiver on the interface are passed to the TE at the NT and to the network at the LT. Likewise, when a transceiver is transparent, 2B + D bits sent to the transceiver at the LT from within the network or at the NT from the TE are transmitted on the interface. Conversely, when a transceiver is not transparent, 2B + D bits received on the interface are not passed along to the

TE at the NT or to the network at the LT. Likewise, when a transceiver is not transparent, $2B + D$ bits from within the network at the LT or from the TE at the NT are not transmitted on the interface. Transparency applies separately to each transceiver. Conditions for transparency are discussed in II.10.3.4.


II.10.1 Signals used for start-up and control

II.10.1.1 Signals during start-up

Figure II.6 defines the signals produced by the transceivers during start-up. These signals apply during both types of start up; i.e. cold start, and warm start. During start-up, all signals at the interface shall consist of sequences of symbols of the shape defined in II.12.2.

With the exception of the wake-up tones (TN and TL), the scrambler shall be used in the normal way in formulating the signals. For example, Figure II.7 shows ONEs for B- and D-channel bits and the overhead bits in the signal SN1. These ONEs are scrambled before coding, producing random pulses in these positions at the interface.

Except where noted otherwise in Figure II.7, all the pulse sequences are framed and multiframed in accordance with the normal frame structure shown in Figures II.1, II.2 and II.3, and all pulses represent scrambled bits except those in the frame word. The signals TN and TL are 10 kHz tones generated by repeating the following unscrambled and unframed symbol pattern:



Time: Description of event or state:

- T0 RESET state.
- T1 Network and NT1 are awake.
- T2 NT1 discontinues transmission, indicating that the NT1 is ready to receive signal.
- T3 Network responds to termination of signal and begins transmitting signal toward the NT1.
- T4 Network begins transmitting SL2 toward the NT1, indicating that the network is ready to receive SN2.
- T5 NT1 begins transmitting SN2 toward the network, indicating that NT1 has acquired FW frame and detected SL2.
- T6 NT1 has acquired multiframe marker, and fully operational.
- T7 Network has acquired multiframe marker, and is fully operational.

FIGURE II.6/G.961
State sequence for transceiver start-up

| Signal | Frame word (FW) | Multiframe (IFW) | 2B + D | M | Start | Stop | Times (frames) |
|--------|------------------|------------------|---------------------|------------------|-------|------|----------------|
| TN | $\pm 3 \Upsilon$ | $\pm 3 \Upsilon$ | $\pm 3 \Upsilon$ | $\pm 3 \Upsilon$ | ◆ | ◆ | 6 |
| SN1 | Present | Absent | 1 | 1 | T1 | T2 | – |
| SN2 | Present | Absent | 1 | 1 | T5 | T6 | – |
| SN3 | Present | Present | Normal ⁺ | Normal | T6 | * | – |
| TL | $\pm 3 \Upsilon$ | $\pm 3 \Upsilon$ | $\pm 3 \Upsilon$ | $\pm 3 \Upsilon$ | ◆ | ◆ | 2 |
| SL1 | Present | Absent | 1 | 1 | T3 | T4 | – |
| SL2 | Present | Present | 0 | Normal | T4 | T7 | – |
| SL3 | Present | Present | Normal ⁺ | Normal | T7 | * | – |

Υ Tones have alternating pattern of four +3 symbols followed by four –3 symbols, and no FW.

◆ See Figures II.6 and II.10.1.3 for start and/or stop time of this signal.

TN, TL Tones produced by NT1 or LT, respectively (see II.10.1.1).

SNx, SLx Pulse patterns produced by NT1 or LT, respectively.

Tx Notation refers to transition instants defined in Figure II.6.

Absent Under multiframe this notation means only that FW is transmitted instead of IFW.

Normal Normal means that the M bits are transmitted onto the 2-wire line as required during normal operation; e.g. valid CRC bits, EOC bits, and indicator bits are transmitted.

Normal⁺ Except to perform a loopback, 2B + D bits shall remain in the previous state (SN2 or SL2) until both ACT bits indicate full transparency of the B- and D-channels (i.e. the 2B + D bits of SN3 and SL3 shall remain set to ONE and ZERO, respectively, until transparency is achieved at both ends of the DLL).

* Signals SN3 and SL3 continue indefinitely (or until turn-off).

FIGURE II.7/G.961

Definitions of signal during start-up

II.10.1.2 Line rate during start-up

During start-up, the network shall produce symbols at the nominal line rate within the tolerance specified in II.2.1.2.

The symbol rate from the NT1 shall be 80 kbauds \pm 100 ppm.

II.10.1.3 Start-up sequence

Figure II.6 shows the sequence of signals at the interface that are generated by the transceivers. The transition points in the sequence are also defined in Figure II.7. For further information on the events at the interface at reference point T, the reader is referred to Recommendation I.430.

II.10.1.4 Wake-up

When transceivers are in the RESET state or are deactive as a result of responding to a deactivation request, either transceiver may initiate start-up by sending a tone as defined in Figure II.7.

II.10.1.5 Progress indicators

II.10.1.5.1 Start-up

In the NT1 to LT direction, the ACT bit remains set to ZERO until the customer equipment indicates progress in getting ready to transmit. The corresponding action at the T reference point in the customer equipment is receipt of the signal INFO 3. To communicate this progress indication, ACT from the NT1 is set to ONE. Assuming INFO 3 occurs before T6 and T7, this progress indication shall not affect overhead symbols at the interface until T6, when the NT1 overhead bits are allowed to be normal, and may not be detected by the LT until T7.

After event T7 (Figure II.6) and after ACT = ONE is received from the NT1, the LT sets the ACT bit to ONE to communicate readiness for layer 2 communication (see II.8.3.2.2).

II.10.1.5.2 Deactivation

All transceivers shall cease transmission following loss of received signal. There are different turn-off procedures for transceivers that have achieved full operational status than for transceivers that have not (see II.10.2).

The network may take advantage of the capabilities of warm-start NT1s by announcing turn-off. In announcing turn-off, the network shall change DEA from binary ONE to ZERO in at least three consecutive multiframes before ceasing transmission. It shall cease transmission before sending the DEA bit in the multiframe following the multiframe in which DEA = ZERO is sent for the last time.

During multiframes with DEA = ZERO, the NT1 has time to prepare for turn-off.

After the warm-start NT1 has prepared itself for turn-off, it shall upon detection of loss of signal from the network, cease transmission and enter the RECEIVE RESET state within 40 ms of the occurrence of the transition to no signal at its interface. As specified in II.10.2, unless it responds to a TL signal from the network, it shall not initiate the transmission of wake-up tone for a period of at least 40 ms after it ceases transmission, and then it shall enter the FULL RESET state.

The network side transceiver, after announcing turn-off and ceasing transmission, shall enter the FULL RESET state upon detection of loss of received signal from the NT1.

Although NT1s are not permitted to initiate turn-off, the LT shall respond to loss of signal as stated above.

II.10.2 Timers

Timers shall be used to determine entry into the RESET states. Upon the occurrence of any of the following conditions:

- 1) failure to complete start-up within 15 s (warm or cold start);
- 2) loss of received signal for more than 480 ms; or
- 3) loss of synchronization for more than 480 ms,

a transceiver shall cease transmission and, as specified in II.10.2, shall enter the RECEIVE RESET state and remain for at least 40 ms (unless it responds to a wake-up tone), after which it shall enter the FULL RESET state. The manner of entering the RECEIVE RESET state is different for the different conditions listed above.

For conditions 1) or 3), it shall cease transmission and then, upon the subsequent detection of the loss of received signal, the transceiver shall enter the RECEIVE RESET state. Its response time to a loss of signal (after conditions 1) or 3) have been satisfied) shall be such that it shall enter the RECEIVE RESET state and be capable of responding to the initiation of wake-up tone by the far-end transceiver within 40 ms after the far-end transceiver ceases transmission.

For condition 2), the transceiver shall immediately enter the RECEIVE RESET state.

For conditions 2) and 3), these requirements apply to transceivers after multiframe synchronization is achieved (see T6 and T7 in Figure II.6).

In addition, an NT1 shall enter the FULL RESET state if the signal is not received within 480 ms after it ceases the transmission of TN, or SN1 if it is sent (see T2 to T3 in Figures II.6 and II.7).

II.10.3 Description of the start-up procedure

II.10.3.1 Start-up from customer equipment

While the NT1 and LT remain in the deactive state as a result of receiving and responding to a deactivation request, or while they are in RESET, a request for activation from the customer equipment shall result in the TN signal (tone) being sent from the NT1 toward the LT. The LT, on receiving TN shall remain silent until detection of cessation of signal from the NT1. The rest of the sequence then follows as indicated in Figures II.6 and II.7. If the LT happens to try to activate at the same time, it may send a TL tone during the TN tone without harm.

For cold-start-only NT1s, start-up shall be attempted upon NT1 power-up. After an unsuccessful start-up attempt, the NT1 DLL transceiver may enter FULL RESET.

While in the RESET state, NT1 may initiate transmission only if responding to a new power off/on cycle or a new service request. Under all other conditions where the system has been deactivated, the NT1s shall remain quiet, i.e. they shall not start transmitting any signal until the NT1 has received the TL signal from the LT.

II.10.3.2 Start-up from the network

While the NT1 and LT remain in the deactive state as a result of receiving and responding to a deactivation request, or while they are in RESET, a request for activation from the LT shall result in the TL signal being sent from the LT toward the NT1. The NT1, on receiving TL shall respond with TN within 4 ms from the beginning of TL. The rest of the sequence then follows as indicated in Figures II.6 and II.7.


II.10.3.3 Sequence charts

Examples of sequence charts for start-up by both terminal and ET equipment are given in Figures II.8 and II.9.

II.10.3.4 Transparency

Transparency of the transmission in both directions by the NT1 shall be provided after the NT1 achieves full operational status (T6), and both ACT = ONE from the LT and DEA = ONE. Full operational status of the NT1 means that the NT1 has:

- 1) acquired bit timing and frame synchronization from the incoming signal from the LT;
- 2) recognized the multiframe marker from the LT; and
- 3) fully converged both its echo canceller and equalizer coefficients.



NOTES

- 1 Receipt of INFO3 and SL3 at the NT1 can theoretically occur in either order.
- 2 For symbols and abbreviations see Table II.5.
- 3 The reading of the UOA bit is necessary only when the option “DLL-only turn-on” is implemented.

FIGURE II.8/G.961
Total activation initiated by the exchange


Transparency of the transmission in both directions at the LT shall be provided when the LT:

- 1) achieves full operational status (T7);
- 2) detects the presence of the multiframe marker from the NT1; and
- 3) receives ACT = ONE from the NT1.

Full operational status at the LT means that the LT has:

- 1) acquired bit timing phase of the incoming signal from the NT1, and frame synchronization;
- 2) recognized the multiframe marker from the NT1;
- 3) fully converged both its echo canceller and equalizer coefficients.

At the LT, transparency of the B- and D-channels shall occur at any time during either the first LT transmitted superframe with ACT = ONE or during the last LT transmitted superframe with ACT = ZERO. Transparency occurs at the transition from all zeros to “normal” in the B- and D-channels in SL3. For example, referring to Figure II.1, suppose superframe A is the last transmit superframe with ACT = ZERO, superframe B is the first transmit superframe with ACT = ONE, and superframes C and D continue with ACT = ONE. The transition to transparency may occur not later than the first bit of superframe C. This means that all B- and D-channel bits in superframes C and D shall be transmitted transparently, provided that conditions for transparency have been maintained.



NOTES

- 1 Receipt of INFO3 and SL3 at the NT1 can theoretically occur in either order.
- 2 For symbols and abbreviations see Table II.5.
- 3 The reading of the UOA bit is necessary only when the option “DLL-only turn-on” is implemented.

FIGURE II.9/G.961
Total activation initiated by terminal equipment

At the LT, transparency of the B- and D-channels in the LT-to-network direction may occur at a different time than transparency in the LT-to-NT direction. However, in both directions the LT shall become transparent during the two transmit superframes A and B described in the example. The NT may not yet have achieved transparency during this interval.

After both the LT and the NT1 achieve transparency in both directions, the ACT bits shall continue to reflect the state of readiness of the LT and the terminal equipment for layer 2 communication. The ACT bit in the NT1-to-LT direction shall reflect the status of the NT1 side of the interface. Whenever either end, for any reason, loses its readiness to communicate at layer 2 (e.g. the terminal is unplugged), that end shall set its transmitted ACT bit to ZERO. A change of status of this bit shall be repeated in at least three consecutive transmitted multiframes.

II.10.4 State transition table for the NT1

Table II.3 provides an example of a state transition table for the NT1 as a function of INFOS, SIGs, and timers. For symbols, abbreviations and notes to this table, see Table II.5.

II.10.5 State transition table for the LT

Table II.4 provides an example of a state transition table for the LT as a function of FEs, SIGs, and timers. For symbols, abbreviations and notes to this table, see Table II.5.

TABLE II.3/G.961

State transition table for the NT1 as a function of INFOs, SIGs and timers

| Event ↓ | State name | Power off | Full reset | Alerting | EC training (optional) | EC converged | FW sync | IFW sync | Pending active | Active | Pending deactivation | Tear down | TE inactive | Receive reset | L2 operated TE active (Note 23) | L2 operated TE inactive (Note 23) |
|-----------------------------------------------------------|------------------------------|--------------|------------------------|---------------|------------------------|--------------|----------|-------------|------------------|-------------|----------------------|-----------|-------------|------------------------|---------------------------------|-----------------------------------|
| | State code (Fig. II.6 event) | NT0 | NT1 (T0) | NT2 | NT3 (T1) | NT4 (T2) | NT5 (T5) | NT6 (T6) | NT7 | NT8 | NT9 | NT10 | NT11 | NT12 | NT7A | NT11A |
| | Signal → LT | SN0 | SN0 | TN | SN1 | SN0 | SN2 | SN3 ACT = 0 | SN3 ACT = 1 | SN3 ACT = 1 | SN3 (Note 8) | SN0 | SN3 ACT = 0 | SN0 | SN3 ACT = 1 | SN3 ACT = 1 |
| | Signal → TE (Note 7) | INFO 0 | INFO 0 | INFO 0 | INFO 0 | INFO 0 | INFO 0 | INFO 2 | INFO 2 (Note 22) | INFO 4 | | INFO 0 | INFO 2 | INFO 0 | INFO 4 (Note 17) | INFO 2 (Note 17) |
| Power on | | ST.M4 NT2 | - | - | - | - | - | - | - | - | - | - | - | - | - | - |
| Loss of power (Note 1) | | - | NT0 | NT0 | NT0 | NT0 | NT0 | NT0 | NT0 | NT0 | NT0 | NT0 | NT0 | NT0 | NT0 | NT0 |
| Received new INFO 1 signal (Notes 2 and 3) | | / | ST.M4 NT2 (Note 12) | - | - | - | - | - | / | / | - | - | / | - | / | - |
| Received INFO 3 signal (ACT = 0, DEA = 1) (Notes 2 and 4) | | / | / | / | / | / | / | NT7 | - | - | - | - | NT7 | - | - | NT7A |
| Received INFO 0 or S/T loss of sync (Notes 2 and 5) | | / | - | - | - | - | - | - | NT11 | NT11 | - | - | - | - | NT11A | - |
| End of tone TN (9 ms) | | / | / | NT3 or NT4 | / | / | / | / | / | / | / | / | / | / | / | / |
| Received tone TL | | / | ST.M4 NT2 | - | / | / | / | / | / | / | / | / | / | ST.M4 STP.M6 NT2 | / | / |

TABLE II.3/G.961 (cont.)

State transition table for the NT1 as a function of INFOs, SIGs and timers

| Event ↓ | State name | Power off | Full reset | Alerting | EC training (optional) | EC converged | FW sync | IFW sync | Pending active | Active | Pending deactivation | Tear down | TE inactive | Receive reset | L2 operated TE active (Note 23) | L2 operated TE inactive (Note 23) |
|----------------------------------------------------|------------------------------|-----------|------------|----------|------------------------|--------------|---------------|-------------|------------------|-------------|-----------------------------------------|-----------|-------------|---------------|---------------------------------|-----------------------------------|
| | State code (Fig. II.6 event) | NT0 | NT1 (T0) | NT2 | NT3 (T1) | NT4 (T2) | NT5 (T5) | NT6 (T6) | NT7 | NT8 | NT9 | NT10 | NT11 | NT12 | NT7A | NT11A |
| | Signal → LT | SN0 | SN0 | TN | SN1 | SN0 | SN2 | SN3 ACT = 0 | SN3 ACT = 1 | SN3 ACT = 1 | SN3 (Note 8) | SN0 | SN3 ACT = 0 | SN0 | SN3 ACT = 1 | SN3 ACT = 1 |
| Signal → TE (Note 7) | INFO 0 | INFO 0 | INFO 0 | INFO 0 | INFO 0 | INFO 0 | INFO 0 | INFO 2 | INFO 2 (Note 22) | INFO 4 | | INFO 0 | INFO 2 | INFO 0 | INFO 4 (Note 17) | INFO 2 (Note 17) |
| Echo canceller converged | / | - | - | NT4 | - | - | - | - | - | - | - | - | - | - | - | - |
| FW sync and detect SL2 | / | / | / | / | / | NT5 | - | - | - | - | - | - | - | / | - | - |
| IFW sync (SL2) | / | / | / | / | / | / | STP.M4 NT6 | - | - | - | - | - | - | / | - | - |
| Received DEA = 0 (SL2 or SL3) (Note 6) | / | / | / | / | / | / | / | NT9 | NT9 | NT9 | - | - | NT9 | / | NT9 | NT9 |
| Received (SL2 or SL3) ACT = 0 and DEA = 1 (Note 1) | / | / | / | / | / | / | / | - | - | NT7 | NT6, NT7, NT7A, NT11 or NT11A (Note 13) | - | - | / | - | - |
| Received (SL3) ACT = 1 and DEA = 1 (Note 1) | / | / | / | / | / | / | / | - | NT8 | - | NT8 (Note 13) | - | - | / | - | - |
| Loss of synchronization (> 480 ms) (Note 1) | / | / | / | / | / | / | / | NT10 | NT10 | NT10 | NT10 | - | NT10 | - | NT10 | NT10 |

TABLE II.3/G.961 (end)

State transition table for the NT1 as a function of INFOs, SIGs and timers

| Event ↓ | State name | Power off | Full reset | Alerting | EC training (optional) | EC converged | FW sync | IFW sync | Pending active | Active | Pending deactivation | Tear down | TE inactive | Receive reset | L2 operated TE active (Note 23) | L2 operated TE inactive (Note 23) |
|--------------------------------------------------------------|------------------------------|-----------|------------|----------|------------------------|--------------|----------|-------------|------------------|-------------|----------------------|------------|-------------|---------------|---------------------------------|-----------------------------------|
| | State code (Fig. II.6 event) | NT0 | NT1 (T0) | NT2 | NT3 (T1) | NT4 (T2) | NT5 (T5) | NT6 (T6) | NT7 | NT8 | NT9 | NT10 | NT11 | NT12 | NT7A | NT11A |
| | Signal → LT | SN0 | SN0 | TN | SN1 | SN0 | SN2 | SN3 ACT = 0 | SN3 ACT = 1 | SN3 ACT = 1 | SN3 (Note 8) | SN0 | SN3 ACT = 0 | SN0 | SN3 ACT = 1 | SN3 ACT = 1 |
| Signal → TE (Note 7) | INFO 0 | INFO 0 | INFO 0 | INFO 0 | INFO 0 | INFO 0 | INFO 0 | INFO 2 | INFO 2 (Note 22) | INFO 4 | | INFO 0 | INFO 2 | INFO 0 | INFO 4 (Note 17) | INFO 2 (Note 17) |
| Loss of signal (> 480 ms) (Notes 1 and 11) | / | / | / | / | / | STP.M4 NT1 | – | ST.M6 NT12 | ST.M6 NT12 | ST.M6 NT12 | / | / | ST.M6 NT12 | – | ST.M6 NT12 | ST.M6 NT12 |
| Expiry of timer M4 (15 seconds) (Note 1) | / | / | / | / | NT10 | NT10 | NT10 | / | / | / | / | / | / | – | / | / |
| Loss of signal (< 40 ms) | / | / | / | / | / | – | – | – | – | – | ST.M6 NT12 | ST.M6 NT12 | – | / | – | – |
| Expiry of timer M6 (40 ms) (Note 1) | / | / | / | / | / | / | / | / | / | / | / | / | / | NT1 | / | / |
| Received EOC (SL3) Loopback 2 (L2) request (Notes 18 and 23) | / | / | / | / | / | / | / | NT11A | NT7A | NT7A | / | / | NT11A | / | – | – |
| Received EOC Return to normal request (Note 23) | / | / | / | / | / | / | / | / | / | – | – | – | – | / | NT7 | NT11 |

NOTE – For symbols, abbreviations, and notes, see Table II.5.

TABLE II.4/G.961

State transition table for the LT as a function of FEs, SIGs and timers

| Event ↓ | State name | Power off | Full reset | Alerting | Awake | EC training (optional) | EC converged | FW sync | IFW sync | Active | Deactivation alerting | Tear down | Pending deactivation | Receive reset | L2 set (Note 23) |
|---------------------------------------------------------------|------------------------------|-----------|---------------------|------------|---------------|------------------------|---------------------------|---------------------------|----------------------------------------|---------------------------|---------------------------|------------|----------------------|------------------------|----------------------------------------|
| | State code (Fig. II.6 event) | LT0 | LT1 (T0) | LT2 | LT3 (T1) | LT4 (T3) | LT5 (T4) | LT6 | LT7 (T7) | LT8 | LT9 | LT10 | LT11 | LT12 | LT8A |
| | Signal → NT | SL0 | SL0 | TL | SL0 | SL1 | SL2 DEA = 1 ACT = 0 | SL2 DEA = 1 ACT = 0 | SL3 DEA = 1 ACT = 0 (Note 19) | SL3 DEA = 1 ACT = 1 | SL3 DEA = 0 ACT = 0 | SL0 | SL0 | SL0 | SL3 DEA = 1 ACT = 1 (Note 18) |
| Power on | | LT1 | – | – | | – | – | – | – | – | – | – | – | – | – |
| Loss of power (Note 1) | | – | LT0 FE7 | LT0 FE7 | LT0 FE7 | LT0 FE7 | LT0 FE7 | LT0 FE7 | LT0 FE7 | LT0 FE7 | LT0 FE7 | LT0 FE7 | LT0 FE7 | LT0 FE7 | LT0 FE7 |
| Activation request (FE1) or Loopback 2 request (FE8) (Note 1) | | – | ST.M5 LT2 FE2 | – | – | – | – | – | – | – | – | – | – | – | – |
| Deactivation request (FE5) (Notes 1 and 9) | | – | – | – | – | – | – | – | LT9 | LT9 | – | – | – | – | LT9 |
| End of tone (TL) (3 ms) Continue FE1 or FE8 | | / | / | LT3 | / | / | / | / | / | / | / | / | / | / | / |
| Received tone TN Continue FE1 or FE8 | | / | ST.M5 LT3 | – | – | / | / | / | / | / | / | / | / | ST.M5 STP.M7 LT3 | / |
| Loss of signal energy (TN or SN1) Continue FE1 or FE8 | | / | / | – | LT4 or LT5 | – | / | / | / | / | / | / | / | / | / |

TABLE II.4/G.961 (cont.)

State transition table for the LT as a function of FEs, SIGs and timers

| Event ↓ | State name | Power off | Full reset | Alerting | Awake | EC training (optional) | EC converged | FW sync | IFW sync | Active | Deactivation alerting | Tear down | Pending deactivation | Receive reset | L2 set (Note 23) |
|-------------------------------------------------|------------------------------|-----------|------------|----------|------------------|------------------------|---------------------------|---------------------------|----------------------------------------|---------------------------|---------------------------|-----------|----------------------|---------------|----------------------------------------|
| | State code (Fig. II.6 event) | LT0 | LT1 (T0) | LT2 | LT3 (T1) | LT4 (T3) | LT5 (T4) | LT6 | LT7 (T7) | LT8 | LT9 | LT10 | LT11 | LT12 | LT8A |
| | Signal → NT | SL0 | SL0 | TL | SL0 | SL1 | SL2 DEA = 1 ACT = 0 | SL2 DEA = 1 ACT = 0 | SL3 DEA = 1 ACT = 0 (Note 19) | SL3 DEA = 1 ACT = 1 | SL3 DEA = 0 ACT = 0 | SL0 | SL0 | SL0 | SL3 DEA = 1 ACT = 1 (Note 18) |
| Echo canceller converged Continue FE1 or FE8 | / | - | - | - | - | LT5 | - | - | - | - | - | - | - | - | - |
| FW sync (SN2 or SN3) Continue FE1 or FE8 | / | / | / | / | / | / | LT6 | - | - | - | - | - | - | / | - |
| IFW sync (SN3) Continue FE1 or FE8 | / | / | / | / | / | / | / | STP.M5 LT7 | - | - | - | - | - | / | - |
| Received ACT = 0 (SN3) (Note 1) (Note 21) | / | / | / | / | / | / | / | / | FE3 | LT7 | - | - | - | / | LT7 |
| Received ACT = 1 (SN3) Continue FE1 (Note 1) | / | / | / | / | / | / | / | / | LT8 FE4 | - | - | - | - | / | - |
| Loss of synchronization (> 480 ms) (Note 1) | / | / | / | / | / | / | / | / | LT10 FE7 | LT10 FE7 | LT10 FE7 | - | - | - | LT10 FE7 |
| Loss of signal (> 480 ms) (Note 1) | / | / | / | / | LT1 (Note 16) | / | - | - | ST.M7 LT12 FE7 | ST.M7 LT12 FE7 | ST.M7 LT12 FE7 | - | - | - | ST.M7 LT12 FE7 |

TABLE II.4/G.961 (end)

State transition table for the LT as a function of FEs, SIGs and timers

| Event ↓ | State name | Power off | Full reset | Alerting | Awake | EC training (optional) | EC converged | FW sync | IFW sync | Active | Deactivation alerting | Tear down | Pending deactivation | Receive reset | L2 set (Note 23) |
|-------------------------------------------------------------------------|------------------------------|-----------|------------|----------|-------------|------------------------|---------------------------|---------------------------|----------------------------------------|---------------------------|---------------------------|---------------|----------------------|---------------|----------------------------------------|
| | State code (Fig. II.6 event) | LT0 | LT1 (T0) | LT2 | LT3 (T1) | LT4 (T3) | LT5 (T4) | LT6 | LT7 (T7) | LT8 | LT9 | LT10 | LT11 | LT12 | LT8A |
| | Signal → NT | SL0 | SL0 | TL | SL0 | SL1 | SL2 DEA = 1 ACT = 0 | SL2 DEA = 1 ACT = 0 | SL3 DEA = 1 ACT = 0 (Note 19) | SL3 DEA = 1 ACT = 1 | SL3 DEA = 0 ACT = 0 | SL0 | SL0 | SL0 | SL3 DEA = 1 ACT = 1 (Note 18) |
| End of last superframe with DEA = 0 (Note 10) | / | / | / | / | / | / | / | / | / | / | LT11 | / | / | / | / |
| Expiry of timer M5 (15 seconds) (Note 1) | / | / | / | / | LT10 FE7 | LT10 FE7 | LT10 FE7 | LT10 FE7 | / | / | / | / | / | / | / |
| Absence of signal < 40 ms (Note 1) | / | - | / | / | / | / | - | - | - | - | - | ST.M7 LT12 | LT1 FE6 | - | - |
| Expiry of timer M7 (40 ms) (Note 1) | / | / | / | / | / | / | / | / | / | / | / | / | / | LT1 FE6 | / |
| Loopback 2 request (FE8) Receiver ACT = 1 (SN3) (Notes 18 and 23) | / | / | / | / | / | / | / | / | LT8A FE4 | - | - | - | - | - | - |
| Return to normal request (Note 23) | - | - | - | - | - | - | - | - | - | - | - | - | - | - | LT7 (Note 20) |

NOTE – For symbols, abbreviations, and notes, see Table II.5.

TABLE II.5/G.961

Symbols, abbreviations and notes for Tables II.3 and II.4

Symbols and abbreviations

| | |
|----------|-----------------------------------------------------------------|
| – | No change, no action |
| / | Impossible or prohibited situation under normal circumstances |
| FE1 | Activate access (Note 1) – PH-AR |
| FE2 | Access activation initiated (Note 1) – MPH-AWI |
| FE3 | Access digital section activated (Note 1) – MPH-DSAI |
| FE4 | Access activated or loopback operated (Note 1) – PH-MPH-AI |
| FE5 | Deactivate access (Note 1) – PH/MPH-DR |
| FE6 | Access deactivated (Note 1) – PH/MPH-DI |
| FE7 | LOS/LFA in DS or loss of power at NT (Note 1) – PH/MPH-EI |
| FE8 | Activate loopback 2 (Note 1) – MPH-L2AR |
| NTn | Go to state NTn |
| LTn | Go to state LTn |
| L2 | Loopback 2 |
| ST.Mn | Start timer Mn |
| STP.Mn | Stop timer Mn |
| SLn, SNn | Signals defined in Figures II.6 and II.7 (SL0, SN0 = no signal) |
| Tn | Events defined in Figures II.6 and II.7 |

NOTES

- 1 Primitives are the subject of continuing study and are significant only in combined LT/ET implementations.
- 2 These events are initiated at the T reference point (see Tables 6/I.430 and 4/I.430).
- 3 This condition represents an activation request event.
- 4 This condition indicates that the user data path (2B + D channels) in the TE-to-NT direction is transparent to user data.
- 5 This condition indicates that the user data path (2B + D channels) in the TE-to-NT direction is not transparent to user data.
- 6 This event takes priority over received ACT = ZERO for warm-start NTs. This event could be ignored for cold-start-only NTs.
- 7 S/T INFO signals are shown as transmit signals in Table II.3 which does not directly control these signals. They are included for information only.
- 8 The signals output in this state remain unchanged from signals output during the preceding state. (For example, ACT = ZERO if states NT6 or NT11 preceded, or ACT = ONE if states NT7 or NT8 preceded.)
- 9 This event will cause turn-off of the NT independent of whether the transmitter is cold-start-only or warm-start.
- 10 This event occurs after transmitting at least three superframes with DEA = ZERO. See II.10.1 5.2.
- 11 When in state NT4, absence of signal > 480 ms causes transition to state NT1.
- 12 When INFO 1 remains continuous after the NT fails to bring up the network side and returns to state NT1, the NT does not again go to state NT2 unless a new transition from INFO 0 to INFO 1 is received. See II.10.10 and Recommendation I.430.
- 13 The transceiver should return to the state from which it entered state NT9 unless the UOA or ACT bits have changed.
- 14 The text for this note has been removed.

TABLE II.5/G.961 (*end*)

Symbols, abbreviations and notes for Tables II.3 and II.4

NOTES

- 15 This note applies only for Table A.II.3, and the text is provided in Table A.II.4.
- 16 When in state LT3 absence of signal > 480 ms causes transition to state LTI.
- 17 The NT makes the transition from SN2 to SN3 transmitted toward the network upon confirmation of the loopback 2 request. In the same general time frame, the NT sends ACT = ONE toward the network, following the timing rules for transparency given in II.10.3.4. Subsequently, the NT sets loopback 2, upon confirmation of the transition of the signal from the network from SL2 to SL3.
- Whether the LT should reply to the ACT = ONE signal from the NT with ACT = ONE toward the NT, and whether the NT should wait for confirmation of ACT = ONE from the network before setting the loopback are for further study.
- During loopback 2, the B- and D-channels in SN3 contain the information from corresponding channels in SL3. M bits are not looped back. loopback 2 is a transparent loopback, meaning that the B-and D-channels in SL3 are also put into INFO 4 toward the TE. In state NT/A, transition to INFO 4 (from INFO 2) toward the TE is made at the same time as the transition to SN3 toward the network. However, when the TE is inactive (NT11A), INFO 2 is sent. It is not necessary to wake up the TE in this case, and indeed the purpose of the test may be to determine whether the NT is functioning properly even though communication with the TE is impossible (eg. when the TE has lost power or has become disconnected). Some existing implementations may not set ACT = ONE for loopback 2.
- 18 The EOC request shall not be sent before T7 (when the LT has achieved IFW sync). Before T7 EOC echoes are not received at the LT. Once T7 is reached the loopback 2 request may be sent by the network, using the EOC protocol defined in II.8.3.3.2. Once the LT confirms the receipt of SN3 and ACT = ONE from the NT, it should make the transition to SL3 (see Figure II.7). At that same time, the test signal to be used in the B-and D-channels may be sent th SL3. See Note 17 for further discussion.
- 19 The LT sends SL2 until transparency is achieved as described in II.10.3.4.
- 20 For warm-start transceivers, the return-to-normal request is usually accompanied by a deactivation request (FE5), and when loopback 2 has been released, the LT transitions from LT8A to LT7 where, as shown in Table II.4, a number of additional transitions are available. For example, when the deactivation request has accompanied the return-to-normal request, the state quickly transitions to LT9 and eventually to LT1 or LT12 where an FE6 is sent to the ET after expiry of timer M7, and the access is deactivated.
- Cold-start-only transceivers normally remain active when loopback 2 is released, and transparency depends on readiness for layer 2 communication at both ends, and the consequent setting of ACT bits in both directions. For example, the LT may move quickly from LT8A to LT7 (as shown) and then to LT8 if both ends are ready.
- 21 On receiving ACT = ZERO in SN3 while in state LT8 (active) or in a state LT8A (loopback 2 set) the LT returns to state LT7. The ET maintains either FE1 or FE8 depending of whether it came from LT8 or LT8A respectively. In state LT8, receipt of ACT = ZERO means loss of layer 2 communication with the TE.
- 22 In state NT7, SN3 is sent only when transparency for layer 2 communication or for a loopback is achieved. Otherwise SN2 is sent.
- 23 Aspects relating to loopback 2 are provisional.

II.10.6 Activation times

The LT and the NT1 shall complete the start-up process, including synchronization and training of equalizers to the point of meeting performance criteria within the following lengths of time: transceivers shall synchronize within 300 ms on warm starts and within 15 s on cold starts. The 15 s cold-start time requirement is apportioned such that the NT1 is allowed 5 s and the LT is allowed 10 s. For warm starts the 300 ms start-up time requirement is apportioned equally between the NT1 and the LT, 150 ms each. See Figure II.6 for details.

NOTE – The 300 ms requirement applies to laboratory tests only. No 300 ms timer is involved in actual in-service DLLs. See definitions in II.10 for warm and cold starts.

As indicated in Figure II.6, the start time requirements cover the time span from wake-up tone to T7, and do not include time for activation of customer terminal equipment. All activation times apply only to the DLL, and do not apply to the entire customer access link where carrier systems may be involved.

NOTE – The value in Recommendation G.960 is 15 s. This is a 95% value.


II.11 Jitter

Jitter tolerances are intended to ensure that the limits of Recommendation I.430 (Figure 9/I.430) are supported by the jitter limits of the transmission system on local lines. The jitter limits given below must be satisfied regardless of the length of the local line and the inclusion of one regenerator, provided that they are covered by the transmission media characteristics (see 3). The limits shall be met regardless of the bit patterns in the B-, D- and C_L-channels.

Jitter is specified in terms of unit intervals (UI) of the nominal 80 kbaud signal (12.5 μs).

II.11.1 Input signal jitter tolerance

The NT1 shall meet the performance objectives with wander/jitter at the maximum magnitude indicated in Figure II.10, for single jitter frequencies in the range of 0.1 Hz to 20 kHz, on the LT output signal with the received signal baud rate in the range of 80 kbauds ± 5 ppm. The NT1 shall also meet the performance objectives with wander per day on the LT output of up to 1.44 UI peak-to-peak where the maximum rate of change of phase is 0.06 UI/hour.



NOTE – Unit interval (UI) = 12.5 μs.

FIGURE II.10/G.961
Permissible sinusoidal NT1 input signal jitter

II.11.2 NT1 output jitter limitations

With the wander/jitter as specified in II.11.1, superimposed on the NT1 input signal, the jitter on the transmitted signal of the NT1 towards the LT shall conform to the following, with the received signal baud rate in the range of 80 kbauds ± 5 ppm, as described in II.2.1.2.

- 1) The jitter shall be equal to or less than 0.04 UI peak-to-peak and less than 0.01 UI r.m.s. when measured with a high-pass filter having a 6 dB/octave roll-off below 80 Hz.

- 2) The jitter in the phase of the output signal (the signal transmitted towards the LT) relative to the phase of the input signal (from the LT) shall not exceed 0.05 UI peak-to-peak and 0.015 UI r.m.s. when measured with a band-pass filter having a 6 dB per octave roll-off above 40 Hz and below 1.0 Hz. (Note that the 1.0 Hz cut-off assures that the average difference in the phase of the input and output signals is subtracted.) This requirement applies with superimposed jitter in the phase of the input signal as specified in II.11.1 for single frequencies up to 19 Hz.
- 3) The maximum (peak) departure of the phase of the output signal from its nominal difference (long-term average) from the phase of the input signal (from the LT) shall not exceed 0.1 UI. This requirement applies during normal operation including following a “warm start”. (Note that this means that, if deactivated and subsequently activated in conformance with the “warm start” requirements, the long-term average difference in phase of the output signal from the phase of the input signal shall be essentially unchanged.)

II.11.3 LT input signal jitter tolerance

The LT shall operate satisfactorily with input signal jitter equal to the worst case NT1 output signal jitter allowed by the limits set in II.11.2.

II.11.4 LT output jitter and synchronization

The output signals from the LT shall not exceed the NT1 input signal jitter tolerance limits stated in II.11.2. This requirement shall be met while maintaining data synchronization with the network.

II.11.5 Test conditions for jitter measurements

Due to bidirectional transmission on the two-wire line and due to severe intersymbol interference, no well-defined signal transitions are available at the NT1 two-wire point.

Two possible solutions are proposed:

- 1) a test point in the NT1 is provided to measure jitter with an undisturbed signal;
- 2) a standard LT transceiver including an artificial transmission line is defined as a test instrument.

II.12 Transmitter output characteristics of NT1 and LT

The following specifications apply with a load impedance of 135 ohms resistive over a frequency band of 0 Hz to 160 kHz.

II.12.1 Pulse amplitude


The nominal peak of the largest pulse shall be 2.5 volts (see Figure II.11).

II.12.2 Pulse shape

The transmitted pulse shall have the shape specified in Figure II.11. The pulse mask for the four quaternary symbols shall be obtained by multiplying the normalized pulse mask shown in Figure II.11 by 2.5 V, 5/6 V, -5/6 V or -2.5 V. When the signal consists of a framed sequence of symbols with a synchronization word and equiprobable symbols in all other positions, the nominal average power is 13.5 dBm.

II.12.3 Signal power

The average power of a signal consisting of a framed sequence of symbols with a frame word and equiprobable symbols at all other positions, should be between 13.0 dBm and 14.0 dBm over the frequency band from 0 Hz to 80 kHz.



NOTE – Compliance of transmitted pulses within boundaries of the pulse mask is not sufficient to assure compliance with the power spectral density requirement and the absolute power requirement. Compliance with the requirements in II.12.3 and II.12.4 is also required.

FIGURE II.11/G.961
Normalized output pulse from NT1 or LT

II.12.4 Power spectral density

The upper bound of the power spectral density of the transmitted signal shall be as shown in Figure II.12. Measurements to verify compliance with this requirement are to use a noise power bandwidth of 1.0 kHz.

II.12.5 Transmitter linearity

II.12.5.1 Requirements

This is a measure of the deviations from ideal pulse heights and the individual pulse non-linearity. The transmitted and received signals shall have sufficient linearity so that the residual r.m.s. non-linearity is at least 36 dB below the r.m.s. signal at the interface.

II.12.5.2 Linearity test method

With the transceiver (LT or NT1) terminated in a 135-ohm resistance through a zero-length loop, and driven by an arbitrary binary sequence, the voltage appearing across the resistance is filtered (anti-alias), sampled and converted to digital form (V_{out}) with a precision of no less than 12 bits (see Figure II.13). These samples are compared with the output of an adjustable linear filter, the input of which is the scrambled, framed, and linearly-encoded transmitter input. The signals at the subtractor may both be in digital form, or they may both be in analogue form.




FIGURE II.12/G.961

Upper bound of power spectral density of signal from NT1 and LT

The linear digital filter input (“Quaternary Input Data” in Figure II.13) can be considered a linearity standard. It may be produced from the transmitter output by an errorless receiver (with no descrambler), or from the scrambled transmitter input data if it is available. If the samples input to the adjustable filter are available in digital form, no additional A/D converter is required. Whether analogue or digital, these samples are required to be in the ratio 3:1:–1:–3, to an accuracy of at least 12 bits.

The sampling rate of the samplers and filters may be higher than the symbol rate, and generally will be several times the symbol rate for good accuracy. Alternatively, the sample rate may be at the symbol rate, but the r.m.s. values are obtained by averaging over all sample phases relative to the transmitter signal.

Because the anti-alias filter, sampler, and A/D converter operating on the transmitter output may introduce a loss or gain, proper calibration requires determining $\langle V_{out}^2 \rangle$ at the filter output, as shown in Figure II.13, rather than the mean-squared value of the transmitter output itself.

II.13 Transmitter/receiver termination

II.13.1 Impedance

The nominal driving point impedance at the interface toward the NT1 shall be 135 ohms.

II.13.2 Return loss

The return loss with respect to 135 ohms, over a frequency band from 1 kHz to 200 kHz, shall be as shown in Figure II.14.




FIGURE II.13/G.961
Measurement of transmitter linearity

II.13.3 Longitudinal conversion loss

II.13.3.1 Longitudinal balance

The longitudinal balance (of impedance to ground) is given by:

$$LBal = 20 \log \left(\frac{e_1}{e_m} \right) \text{ dB}$$

where

e_1 = the applied longitudinal voltage (referenced to the building or safety ground of the NT1);

e_m = the resultant metallic voltage appearing across a 135-ohm termination.

The balance shall be > 20 dB at frequencies up to 5 Hz. The minimum requirement increases above 5 Hz at 20 dB per decade to 55 dB at 281.2 Hz. The balance shall be > 55 dB between 281.2 Hz and 40 000 Hz. Above 40 000 Hz, the minimum requirement decreases at 20 dB per decade. See Figure II.15.

Figure II.16 defines a measurement method for longitudinal balance. For direct use of this test configuration, measurement should be performed with the NT1 powered up but inactive (no transmitted signal).




FIGURE II.14/G.961
Minimum return loss





FIGURE II.15/G.961
Minimum longitudinal balance requirement



^{a)} These resistors should be matched to better than 0.03% tolerance.

FIGURE II.16/G.961
Measurement method for longitudinal balance

Annex A (to Appendix II)

Extension functions of the system using 2B1Q line code

A.II.1 Introduction

The functions described in this annex are optional.

A.II.2 NT1 power status bits

The power status bits shall be the M_4 bits in the second and third basic frames of multiframes transmitted by the NT1 (Figure II.3). The use of this function is optional. When the PS_1 and PS_2 bits are used to convey the status of primary or secondary power sources, they shall be used as defined in Table A.II.1. See II.8.3.2.4. If these bits are not used, they shall be set to ONE in SN3.

A.II.3 NT1 test mode indicator (NTM) bit

The NT1 test mode indicator bit shall be the M_4 bit in the fourth basic frame of multiframes transmitted by the NT1 to the network (Figure II.3). The use of this function is optional. The NT1 is considered to be in a test mode when the D-channel or either one of the B-channels are involved in a customer locally-initiated maintenance action. While in test mode, the NT1 may be unavailable for service or the NT1 may be unable to perform actions requested by EAC messages. If the function is used, the bit shall be a binary ONE to indicate normal operation and a ZERO to indicate test mode. If the function is not used, the bit shall be set to ONE in SN3. See II.8.3.2.5.

TABLE A.II.1/G.961

Power status bit assignments and definitions

| NT1 status | PS ₁ & PS ₂ binary values | Definition |
|---------------------|-------------------------------------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| All power normal | 11 | Primary and back-up battery (if provided) power supplies are both normal. Normal power at T reference point, if provided. |
| Secondary power out | 10 | Primary power is normal, but the back-up battery (if provided) is marginal, unavailable, or has failed. Normal power at T reference point, if provided. |
| Primary power out | 01 | Primary power is marginal or has failed. Back-up battery (if provided) is normal. Voltage at T reference point (if provided) is less than 34 V or reversed. |
| Dying gasp | 00 | Both primary power and back-up battery (if provided) are marginal or have failed. Voltage at T reference point (if provided) is less than 34 V or reversed. The NT1 may shortly cease normal operation. |

A.II.4 Cold-start-only (CSO) bit

The CSO bit is the M₄ bit in the fifth frame of the multiframe transmitted by an NT1. The use of this function is optional. It may be used to indicate the start-up capabilities of the NT1 transceiver. If the NT1 has a cold-start-only transceiver, as defined in II.10.5), this bit is set to ONE. Otherwise, this bit shall be set to ZERO in SN3. See II.8.3.2.6.

A.II.5 DLL-only-activation (UOA) bit

The UOA bit shall be the M₄ bit in the seventh basic frame of the multiframes transmitted by an LT. The use of this function is optional. It shall be used to request the NT1 to activate or deactivate the S/T interface (if present). If the S/T interface is to be activated, this bit may be set to binary ONE. Otherwise, this bit may be set to binary ZERO. If the function is not used, the bit shall be set to ONE in SL2 and SL3. See II.8.3.2.7.

A.II.6 S/T-interface-activity-indicator (SAI) bit

The SAI bit shall be the M₄ bit in the seventh basic frame of the multiframes transmitted by an NT1. The use of this function is optional. It may be used to indicate to the network when there is activity at the S/T reference point. If there is activity (INFO 1 or INFO 3) at the S/T reference point, this bit may be set to ONE. Otherwise it may be set to ZERO. If this function is not used, the bit shall be set to ONE in SN3. See II.8.3.2.8.


A.II.7 Alarm indicator bit (AIB)

The AIB bit shall be the M₄ bit in the eighth basic frame of the multiframes transmitted by the network toward the NT1. The use of this function is optional. When the transmission path for D-, B₁-, and B₂-channels has been established all the way to the local exchange, a binary ONE may be forwarded to the NT1. Failure or interruption of an intermediate transmission system which transports the D-, B₁-, and B₂-channels shall result in forwarding ZERO to the NT1. Such failures may include loss of signal, loss of frame synchronization/carrier link or basic access DLL, and transmission terminal failure. Intermediate transmission interruptions may include loopbacks at intermediate points or absence of provisioning of an intermediate transmission system. If this function is not used, the bit shall be set to ONE in SN3. See II.8.3.2.4.

A.II.8 Longitudinal output voltage

The longitudinal component of the NT1 output signal has an r.m.s. voltage, in any 4 kHz bandwidth averaged in any one second period, less than -50 dBv over the frequency range 100 Hz to 170 kHz, and less than -80 dBv the range from 170 kHz to 270 kHz. Compliance with this limitation is required with a longitudinal termination having an impedance equal to or greater than a 100-ohm resistor in series with a $0.15 \mu\text{F}$ capacitor.

Figure A.II.1 defines a measurement method for longitudinal output voltage. For direct use of this test configuration, the NT1 should be able to generate a signal in the absence of a signal from the LT.



a) These resistors should be better than 0.1% tolerance.


FIGURE A.II.1/G.961
Measurement method for longitudinal output voltage

The ground reference for these measurements is the building ground.

A.II.9 NT1 maintenance modes

The NT1 Quiet Mode (QM) functionality within an NT1 (or customer equipment containing the NT1 functionality) will assure that an NT1 will not attempt a start-up or will not initiate transmission during metallic loop tests conducted by the network. The Insertion Loss Measurement Test (ILMT) will cause a known test signal to be generated by an NT1. This test will be used in network measurements of DLL transmission characteristics and may provide the ability to determine, from a single-ended test of the metallic loop, if the loop can support DLL transmission.

Figure A.II.2 NT1 loop testing states, illustrates the various NT1 states associated with both the NT1 Quiet Mode and the Insertion Loss Measurement Test.



NOTE – As a result of a power off/on cycle, the NT1 exits the maintenance mode and attempts start-up as described in II.10 10). All knowledge of previous maintenance modes is lost.

FIGURE A.II.2/G.961
NT1 loop testing states

A.II.9.1 NT1 Quiet Mode

The NT1 Quiet Mode implementation shall be as follows:

- 1) The NT1 shall unconditionally enter the Quiet Mode upon receipt of six consecutive pulses in the trigger signal. Once triggered, the function shall latch until either timeout or turnoff.
- 2) While in the Quiet Mode, the NT1 shall cease all transmission and not attempt start-up.
- 3) The NT1 Quiet Mode duration shall be 75 seconds. If no trigger signal is received to change the NT1 state during the 75-second QM duration, the NT1 shall exit the maintenance mode. Upon exiting the maintenance mode, the NT1 and the network shall be responsible for operation described in II.10.3.1 and II.10.3.2.
- 4) A receipt of six consecutive pulses in the trigger signal during Quiet Mode shall cause the NT1 to return to the start of the Quiet Mode state. (The Quiet Mode would then continue for another 75 seconds until either timeout or receipt of a new trigger signal that would alter the NT1 state.)

- 5) A receipt of eight consecutive pulses in the trigger signal during Quiet Mode shall cause the NT1 to enter the Insertion Loss Measurement Test state.
- 6) A receipt of ten consecutive pulses in the trigger signal during Quiet Mode shall cause the NT1 to exit the maintenance mode [see 3) above].
- 7) If the NT1 receives one through five, seven, nine or greater than ten consecutive pulses in the trigger signal, then the state change command is not valid and no action is taken by the NT1.

A.II.9.2 Insertion Loss Measurement Test

The Insertion Loss Measurement Test implementation shall be as follows:

- 1) The receipt by the NT1 of eight consecutive pulses in the trigger signal (see A.II.9.3, A.II.9.4 and A.II.9.5) shall unconditionally initiate the Insertion Loss Measurement Test. Once triggered, the function shall latch until either timeout or turnoff. The NT1 shall not attempt start-up during the Insertion Loss Measurement Test.
- 2) While in the Insertion Loss Measurement Test state, the NT1 shall generate a scrambled, framed, 2B1Q signal. SN1 and SN2 (see II.9) are examples of scrambled, framed, 2B1Q signals suitable for the Insertion Loss Measurement Test signal.
- 3) The Insertion Loss Measurement Test duration shall be 75 seconds. Upon exiting the maintenance mode the NT1 and the network shall be responsible for operation as described in II.10.3.1 and II.10.3.2.
- 4) Receipt of eight consecutive pulses in the trigger signal during the Insertion Loss Measurement Test duration shall cause the NT1 to return to the start of the Insertion Loss Measurement Test. (The ILMT would then continue for 75 seconds until timeout or receipt of a new trigger signal to alter the NT1 state.)
- 5) A receipt of six consecutive pulses in the trigger signal during Insertion Loss Measurement Test shall cause the NT1 to enter the Quiet Mode state.
- 6) A receipt of ten consecutive pulses in the trigger signal during Insertion Loss Measurement Test shall cause the NT1 to exit the maintenance mode [see 3) above].
- 7) If the NT1 receives one through five, seven, nine or greater than ten consecutive pulses in the trigger signal, then the state change command is not valid and no action is taken by the NT1.

A.II.9.3 NT1 Quiet Mode and Insertion Loss Measurement Test trigger signal

The NT1 shall be capable of detecting the following two types of signals: The NT1 shall respond to either

- 1) dc signalling that begins with a steady current flow (start interval) followed by six, eight or ten pulses sent as breaks in the current and ends with steady dc current flow (stop interval); or
- 2) ac signalling that begins with no current flow (start interval, less than 200 μ A dc) followed by six, eight or ten half cycles or a 2 to 3 Hz sine wave, and ends with no current flow (stop interval). When receiving the ac signalling, the NT1 shall count each half cycle of the same wave as one pulse.

A valid test trigger signal shall consist of a valid start interval followed by either six, eight or ten consecutive pulses followed by a valid stop interval. Unless an entire trigger sequence consisting of a start interval, pulses and stop interval is received, the NT1 shall take no action.

A stop interval may be followed by a start interval without any intervening breaks. Signals on the loop before the start interval or after the stop interval shall not affect the NT1 trigger detection function.

The start and stop intervals shall be ≥ 500 ms. The NT1 shall be capable of detecting and validating the trigger signal and entering into the desired state required by the number of pulses transmitted.

A request for the same or a new state shall occur no sooner than one second after the beginning of the preceding stop interval. On receipt of a valid signal, the NT1 shall transit from one state to the requested state within 500 ms.

The pulse detector in the NT1 shall be implemented so that there is no aliasing for pulse rates up to 64 pulses per second.

A.II.9.4 dc signalling format

The dc signal shall begin with a steady current flow with pulses sent as breaks in the current. These pulses shall:

- 1) be applied to the NT1 by test equipment in the network at a pulse speed of 4 to 8 pps;
- 2) have a 40-60% break;
- 3) have source voltage of 43.5 to 56 volts; and
- 4) have source resistance of 200 to 4000 ohms (includes test system, test trunk, loop, and margin resistance).

A.II.9.5 Low frequency ac signalling format

The ac signal shall consist of six, eight or ten half cycles of 2 to 3 Hz sine wave. Each half cycle of the sine wave is equivalent to one pulse described in subclause I.9.4. This sine wave shall:

- 1) be applied to the NT1 by test equipment in the network at a frequency between 2 and 3 Hz;
- 2) have peak voltage between 60 and 62 volts; and
- 3) have a source resistance between 900 and 4500 ohms (ac source, test system, test trunk, loop, and margin resistance).

A.II.9.6 Tables A.II.2 and A.II.3 give examples of finite state matrices associated with activation/deactivation. Figures A.II.3 to A.II.7 give additional information on the activation/deactivation process and the turn-on process.

Table A.II.4 contains symbols, abbreviations and notes to Tables A.II.2 and A.II.3.

TABLE A.II.2/G.961

Activation/deactivation: NT (“H”) finite state matrix (DLL-only turn-on option)

| Event ↓ | State name | Power off | Full reset | Alerting | EC training (optional) | EC converged | SW sync | ISW sync | ISW sync CALL | Pending Active | Active | UOA active | S/T deactivation | UOA and TE CALL | Pending deactivation | Tear down | TE inactive | Receive reset |
|--------------------------------------------------------------------|----------------------------|---------------------|------------|----------|------------------------|--------------|----------|------------------------------|------------------------------|---------------------------|---------------------------|---------------------------|---------------------------|---------------------------|---------------------------|-----------|---------------------------|------------------|
| | State code (Fig. 17 event) | NT0 | NT1 (T0) | NT2 | NT3 (T1) | NT4 (T2) | NT5 (T3) | NT6(a) (T6) | NT6 (T6) | NT7 | NT8 | NT8(a) | NT8(b) | NT8(c) | NT9 | NT10 | NT11 | NT12 |
| | Signal→LT | SN0 | SN0 | TN | SN1 | SN0 | SN2 | SN3 ACT = 0 SAI=1 or 0 | SN3 ACT = 0 SAI=1 or 0 | SN3 ACT = 1 SAI = 1 | SN3 ACT = 1 SAI = 1 | SN3 ACT = 0 SAI = 0 | SN3 ACT = 0 SAI = 0 | SN3 ACT = 0 SAI = 1 | SN3 ACT = 0 SAI = 1 | SN0 | SN3 ACT = 0 SAI = 0 | SN0 |
| | Signal→TE (Note 7) | INFO 0 | INFO 0 | INFO 0 | INFO 0 | INFO 0 | INFO 0 | INFO 0 | INFO 2 | INFO 2 | INFO 4 | INFO 0 | INFO 0 | INFO 0 | (Note 8) | INFO 0 | INFO 2 | INFO 0 |
| Power on | ST.M4 NT2 | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - |
| Loss of power (Note 1) | - | NT0 | NT0 | NT0 | NT0 | NT0 | NT0 | NT0 | NT0 | NT0 | NT0 | NT0 | NT0 | NT0 | NT0 | NT0 | NT0 | NT0 |
| Received new S/T INFO 1 signal (Notes 2 and 3) | / | ST.M4 NT2 (Note 12) | - | - | - | - | - | - | - | / | / | NT8(c) | NT8(c) | - | - | - | / | - |
| Received INFO 3 signal (UOA = 1, ACT = 0, DEA = 1) (Notes 2 and 4) | / | / | / | / | / | / | / | / | NT7 | - | - | / | - | / | - | - | NT7 | - |
| Received INFO 0 or S/T loss of sync (Notes 2 and 5) | / | - | - | - | - | - | - | - | - | NT11 | NT11 | / | NT8(a) | / | - | - | - | - |
| End of tone TN (9 ms) | / | / | NT8 or NT1 | / | / | / | / | / | / | / | / | / | / | / | / | / | / | / |
| Received tone TL | / | ST.M4 NT2 | - | / | / | / | / | / | / | / | / | / | / | / | / | / | / | ST.M4 STP.M6 NT2 |

TABLE A.II.2/G.961 (cont.)

Activation/deactivation: NT (“H”) finite state matrix (DLL-only turn-on option)

| Event ↓ | State name | Power off | Full reset | Alerting | EC training (optional) | EC converged | SW sync | ISW sync | ISW sync CALL | Pending Active | Active | UOA active | S/T deactivation | UOA and TE CALL | Pending deactivation | Tear down | TE inactive | Receive reset |
|---------------------------------------------------------------|--------------------------------------|-----------|------------|----------|------------------------|--------------|------------------|------------------------------|------------------------------|---------------------------|---------------------------|---------------------------|---------------------------|-------------------------------------|-----------------------------|-----------|---------------------------|---------------|
| | Code de l'état (événement Figure 17) | NT0 | NT1 (T0) | NT2 | NT3 (T1) | NT4 (T2) | NT5 (T3) | NT6(a) (T6) | NT6 (T6) | NT7 | NT8 | NT8(a) | NT8(b) | NT8(c) | NT9 | NT10 | NT11 | NT12 |
| | Signal→LT | SN0 | SN0 | TN | SN1 | SN0 | SN2 | SN3 ACT = 0 SAI=1 or 0 | SN3 ACT = 0 SAI=1 or 0 | SN3 ACT = 1 SAI = 1 | SN3 ACT = 1 SAI = 1 | SN3 ACT = 0 SAI = 0 | SN3 ACT = 0 SAI = 0 | SN3 ACT = 0 SAI = 1 INFO 0 | SN3 (Note 8) | SN0 | SN3 ACT = 0 SAI = 0 | SN0 |
| | Signal→TE (Note 7) | INFO 0 | INFO 0 | INFO 0 | INFO 0 | INFO 0 | INFO 0 | INFO 0 | INFO 2 | INFO 2 | INFO 4 | INFO 0 | INFO 0 | INFO 0 | | INFO 0 | INFO 2 | INFO 0 |
| Echo converged | / | - | - | NT4 | - | - | - | - | - | - | - | - | - | - | - | - | - | - |
| SW and detect SL2 | / | / | / | / | NT6 | - | - | - | - | - | - | - | - | - | - | - | - | / |
| ISW sync (SL2) | / | / | / | / | / | / | STP.M4 NT6(a) | - | - | - | - | - | - | - | - | - | - | / |
| Received (SL2 or SL3) DEA = 0 (Note 6) | / | / | / | / | / | / | / | NT9 | NT9 | NT9 | NT9 | NT9 | NT9 | NT9 | - | - | NT9 | / |
| Received (SL2 or SL3) UOA = 0 and DEA = 1 | / | / | / | / | / | / | / | NT8(a) or NT8(c) | NT8(a) or NT8(c) | NT8(b) | NT8(b) | - | - | - | Previous state (Note 13) | - | NT8(a) | - |
| Received (SL2 or SL3) UOA = 1, ACT = 0 and DEA = 1 | / | / | / | / | / | / | / | NT6 | - | - | NT7 | NT6 | - | NT6 | Previous state (Note 13) | - | - | / |
| Received (SL3) UOA = 1, ACT = 1 and DEA = 1 (Note 1) | / | / | / | / | / | / | / | - | - | NT8 FEA | - | - | - | - | Previous state (Note 13) | - | - | / |

TABLE A.II.2/G.961 (end)

Activation/deactivation: NT (“H”) finite state matrix (DLL-only turn-on option)

| | State name | Power off | Full reset | Alerting | EC training (optional) | EC converged | SW sync | ISW sync | ISW sync CALL | Pending Active | Active | UOA active | S/T deactivation | UOA and TE CALL | Pending deactivation | Tear down | TE inactive | Receive reset |
|---------------------------------------------|---------------------------|-----------|------------|----------|------------------------|--------------|----------|------------------------|------------------------|---------------------|---------------------|---------------------|---------------------|---------------------|----------------------|------------|---------------------|---------------|
| Event ↓ | State code Fig. 17 event) | NT0 | NT1 (T0) | NT2 | NT3 (T1) | NT4 (T2) | NT5 (T3) | NT6(a) (T6) | NT6 (T6) | NT7 | NT8 | NT8(a) | NT8(b) | NT8(c) | NT9 | NT10 | NT11 | NT12 |
| | Signal→LT | SN0 | SN0 | TN | SN1 | SN0 | SN2 | SN3 ACT = 0 SAI=1 or 0 | SN3 ACT = 0 SAI=1 or 0 | SN3 ACT = 1 SAI = 1 | SN3 ACT = 1 SAI = 1 | SN3 ACT = 0 SAI = 0 | SN3 ACT = 0 SAI = 0 | SN3 ACT = 0 SAI = 1 | SN3 (Note 8) | SN0 | SN3 ACT = 0 SAI = 0 | SN0 |
| | Signal→TE (Note 7) | INFO 0 | INFO 0 | INFO 0 | INFO 0 | INFO 0 | INFO 0 | INFO 0 | INFO 0 | INFO 2 | INFO 2 | INFO 4 | INFO 0 | INFO 0 | INFO 0 | INFO 0 | INFO 0 | INFO 2 |
| Loss of synchronization (> 480 ms) (Note 1) | / | / | / | / | / | / | / | NT10 | NT10 | NT10 | NT10 | NT10 | NT10 | NT10 | NT10 | - | NT10 | - |
| Loss of signal (> 480 ms) (Notes 1 and 11) | / | / | / | / | / | STP.M4 NT1 | - | ST.M6 NT12 | ST.M6 NT12 | ST.M6 NT12 | ST.M6 NT12 | ST.M6 NT12 | ST.M6 NT12 | ST.M6 NT12 | / | / | ST.M6 NT12 | - |
| Expiry of timer M4 (15 seconds) (Note 1) | / | / | / | / | NT10 | NT10 | NT10 | / | / | / | / | / | / | / | / | / | / | - |
| Loss of signal < 40 ms | / | / | / | / | / | - | - | - | - | - | - | - | - | - | ST.M6 NT12 | ST.M6 NT12 | - | / |
| Expiry of timer M6 (40 ms) (Note 1) | / | / | / | / | / | / | / | / | / | / | / | / | / | / | / | / | / | NT1 |

NOTE – For symbols, abbreviations and notes, see Table A.II.4.

TABLE A.II.3/G.961

Activation/deactivation: LT (“J”) finite state matrix (DLL-only turn-on option)

| Event ↓ | State name | Power off | Full reset | Alerting | Awake | EC training (optional) | EC converged CALL | SW sync CALL | ISW sync CALL | Active | EC converged UOA | SW sync UOA | DDL active | Desactivation S/T | Desactivation alerting | Tear down | Pending deactivation | Receive reset |
|--------------------------------------------|----------------------------|-----------|--------------------|----------|---------|------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|---------------------------|-----------|----------------------|-----------------------|
| | State code (Fig. 17 event) | J0 | J1 (T0) | J2 | J3 (T1) | J4 (T3) | J5 (T4) | J6 | J7 (T7) | J8 | J5(a) (T4) | J6(a) | J8(a) | J7(a) | J9 | J10 | J11 | J12 |
| | Signal→NT | SL0 | SL0 | TL | SL0 | SL1 | SL2 DEA = 1 ACT = 0 UOA = 1 | SL2 DEA = 1 ACT = 0 UOA = 1 | SL3 DEA = 1 ACT = 0 UOA = 1 | SL3 DEA = 1 ACT = 1 UOA = 1 | SL2 DEA = 1 ACT = 0 UOA = 0 | SL2 DEA = 1 ACT = 0 UOA = 0 | SL3 DEA = 1 ACT = 0 UOA = 0 | SL3 DEA = 1 ACT = 0 UOA = 0 | SL3 DEA = 0 ACT = 0 | SL0 | SL0 | SL0 |
| Power on | | J1 | – | – | – | – | – | – | – | – | – | – | – | – | – | – | – | – |
| Low of power (Note 1) | | – | J0 FE7 | J0 FE7 | J0 FE7 | J0 FE7 | J0 FE7 | J0 FE7 | J0 FE7 | J0 FE7 | J0 FE7 | J0 FE7 | J0 FE7 | J0 FE7 | J0 FE7 | J0 FE7 | J0 FE7 | J0 FE7 |
| Activation request (FE1) (Note 1) | | – | ST.M6 J2 FE2 | – | – | – | – | – | – | – | J5 | J6 | J7 | J7 | – | – | – | – |
| U-only turn-on request (FE11) (Note 1) | | / | ST.M6 J2 FE2 | – | – | – | J5(a) | J6(a) | J7(a) | J7(a) | – | – | – | – | – | – | – | – |
| Deactivation request (FE5) (Notes 1 and 9) | | – | – | – | – | – | – | – | J9 | J9 | – | – | J9 | J9 | – | – | – | – |
| End of tone TL (3 ms) | | / | / | J3 | / | / | / | / | / | / | / | / | / | / | / | / | / | / |
| Received tone TN | | / | ST.M6 J3 | – | – | / | / | / | / | / | / | / | / | / | / | / | / | ST.M6 STP.M7 J3 |

TABLE A.II.3/G.961 (cont.)

Activation/deactivation: LT (“J”) finite state matrix (DLL-only turn-on option)

| Event ↓ | State name | Power off | Full reset | Alerting | Awake | EC training (optional) | EC converged CALL | SW sync CALL | ISW sync CALL | Active | EC converged UOA | SW sync UOA | DDL active | Desactivation S/T | Desactivation alerting | Tear down | Pending deactivation | Receive reset |
|--------------------------------------------|----------------------------|-----------|------------|-----------------|---------|------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|---------------------------|-----------|----------------------|---------------|
| | State code (Fig. 17 event) | J0 | J1 (T0) | J2 | J3 (T1) | J4 (T3) | J5 (T4) | J6 | J7 (T7) | J8 | J5(a) (T4) | J6(a) | J8(a) | J7(a) | J9 | J10 | J11 | J12 |
| | Signal→NT | SL0 | SL0 | TL | SL0 | SL1 | SL2 DEA = 1 ACT = 0 UOA = 1 | SL2 DEA = 1 ACT = 0 UOA = 1 | SL3 DEA = 1 ACT = 0 UOA = 1 | SL3 DEA = 1 ACT = 1 UOA = 1 | SL2 DEA = 1 ACT = 0 UOA = 0 | SL2 DEA = 1 ACT = 0 UOA = 0 | SL3 DEA = 1 ACT = 0 UOA = 0 | SL3 DEA = 1 ACT = 0 UOA = 0 | SL3 DEA = 0 ACT = 0 | SL0 | SL0 | SL0 |
| Loss of signal energy (TN or SN1) | / | - | - | J4, J6 or J6(a) | - | / | / | / | / | / | / | / | / | / | / | / | / | / |
| Echo canceller converged and FE11 (Note 1) | / | - | - | - | J5(a) | - | - | - | - | - | - | - | - | - | - | - | - | - |
| Echo canceller converged and FE1 (Note 1) | / | - | - | - | J6 | - | - | - | - | - | - | - | - | - | - | - | - | - |
| SW sync (SN2 or SN3) | / | / | / | / | / | / | J6 | - | - | - | J6(a) | - | - | - | - | - | - | - |
| ISW sync (SN3) (Note 1) | / | / | / | / | / | / | STP.M6 J7 | - | - | - | / | STP.M6 J8(a) FE3 | - | - | - | - | - | - |
| Received (SN3) ACT = 0 (Note 1) | / | / | / | / | / | / | / | / | FE3 | J7 FE7 | / | / | - | J8(a) FE3 | - | - | - | - |
| Received (SN3) ACT = 1 (Note 1) | / | / | / | / | / | / | / | / | J8 FE4 | - | / | / | / | - | - | - | - | - |

TABLE A.II.3/G.961 (end)

Activation/deactivation: LT (“J”) finite state matrix (DLL-only turn-on option)

| Event ↓ | State name | Power off | Full reset | Alerting | Awake | EC training (optional) | EC converged CALL | SW sync CALL | ISW sync CALL | Active | EC converged UOA | SW sync UOA | DDL active | Desactivation S/T | Desactivation alerting | Tear down | Pending deactivation | Receive reset |
|--------------------------------------------------|----------------------------|-----------|------------|-----------------|------------|------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|---------------------------|--------------|----------------------|---------------|
| | State code (Fig. 17 event) | J0 | J1 (T0) | J2 | J3 (T1) | J4 (T3) | J5 (T4) | J6 | J7 (T7) | J8 | J5(a) (T4) | J6(a) | J8(a) | J7(a) | J9 | J10 | J11 | J12 |
| | Signal→NT | SL0 | SL0 | TL | SL0 | SL1 | SL2 DEA = 1 ACT = 0 UOA = 1 | SL2 DEA = 1 ACT = 0 UOA = 1 | SL3 DEA = 1 ACT = 0 UOA = 1 | SL3 DEA = 1 ACT = 1 UOA = 1 | SL2 DEA = 1 ACT = 0 UOA = 0 | SL2 DEA = 1 ACT = 0 UOA = 0 | SL3 DEA = 1 ACT = 0 UOA = 0 | SL3 DEA = 1 ACT = 0 UOA = 0 | SL3 DEA = 0 ACT = 0 | SL0 | SL0 | SL0 |
| Received (SN3) SAI = 1 (Note 1) | / | / | / | / | / | / | / | / | - | - | / | / | J7 FE1 (Note 15) | - | - | - | - | - |
| Loss of synchronisation (> 480 ms) (Note 1) | / | / | / | / | / | / | / | / | J10 FE7 | J10 FE7 | / | / | J10 FE7 | J10 FE7 | J10 FE7 | - | - | - |
| Loss of signal (> 480 ms) (Note 1) | / | / | / | J1 (Note 16) | / | - | - | ST.M7 J12 FE7 | ST.M7 J12 FE7 | - | - | ST.M7 J12 FE7 | ST.M7 J12 FE7 | ST.M7 J12 FE7 | - | - | - | |
| End of last superframe with DEA = 0 (Note 10) | / | / | / | / | / | / | / | / | / | / | / | / | / | / | J11 | / | / | / |
| Expiry of timer M5 (15 seconds) (Note 1) | / | / | / | J10 FE7 | J10 FE7 | J10 FE7 | J10 FE7 | / | / | J10 FE7 | J10 FE7 | / | / | / | / | / | / | / |
| Absence of signal (< 40 ms) (Note 1) | / | - | / | / | / | - | - | - | - | - | - | - | - | - | - | ST.M7 J12 | J1 FE6 | - |
| Expiry of timer M7 (40 ms) (Note 1) | / | / | / | / | / | / | / | / | / | / | / | / | / | / | / | / | / | J1 FE6 |

NOTE – For symbols, abbreviations, and notes, see Table A.II.4.

TABLE A.II.4/G.961


Symbols, abbreviations and notes for Tables A.II.2 and A.II.3

Symbols and abbreviations

| | |
|---------|-----------------------------------------------------------------|
| – | No change, no action |
| / | Impossible or prohibited situation under normal circumstances |
| FE1 | Activate access (Note 1) – PH-AR |
| FE2 | Access activation initiated (Note 1) – MPH-AWI |
| FE3 | Access digital section activated (Note 1) – MPH-DSAI |
| FE4 | Access activated or loopback operated (Note 1) – PH/MPH-AI |
| FE5 | Deactivate access (Note 1) – PH/MPH-DR |
| FE6 | Access deactivated (Note 1) – PH/MPH-DI |
| FE7 | LOS/FA in DS or loss of power at NT (Note 1) – PH/MPH-EI |
| FE8 | Activate loopback 2 (Note 1) – MPH-L2AR |
| FE11 | DLL-only turn-on request (Note 1) – MPH-DSAR |
| NTn | Go to state NTn |
| LTn | Go to state LTn |
| L2 | Loopback 2 |
| ST.Mn | Start timer Mn |
| STP.Mn | Stop timer Mn |
| SLn,SNn | Signals defined in Figures II.6 and II.7 (SL0, SN0 = no signal) |
| Tn | Events defined in Figures II.6 and II.7 |

NOTES

- 1 Primitives are the subject of continuing study and are significant only in combined LT/ET implementations.
- 2 These events are initiated at the T reference point (see Tables 6/I.430 and 4/I.430).
- 3 This condition represents an Activation request event.
- 4 This condition indicates that the user data path (2B + D channels) in the TE-to-NT direction is transparent to user data.
- 5 This condition indicates that the user data path (2B + D channels) in the TE-to-NT direction is not transparent to user data.
- 6 This event takes priority over received ACT = ZERO for warm-start NTs. This event could be ignored for cold-start-only NTs.
- 7 S/T INFO signals are shown as transmit signals in Table II.3 which does not directly control these signals. They are included for information only.
- 8 The signals output in this state remain unchanged from signals output during the preceding state. (For example, ACT = ZERO if states NT6 or NT11 preceded, or ACT = ONE if states NT7 or NT8 preceded.)
- 9 This event will cause turn-off of the NT independent of whether the transmitter is cold-start-only or warm-start.
- 10 This event occurs after transmitting at least three superframes with DEA = ZERO. See II.10.1.5.2.
- 11 When in state NT4, absence of signal > 480 ms causes transition to state NT1.
- 12 When INFO 1 remains continuous after the NT fails to bring up the network side and returns to state NT1, the NT does not again go to state NT2, unless a new transition from INFO 0 to INFO 1 is received. See II.10 10) and Recommendation I.430.
- 13 The transceiver should return to the state from which it entered state NT9, unless the UOA or ACT bit(s) have changed.
- 14 The text for this note has been removed.
- 15 The network is permitted to choose no action rather than sending FE1 and transferring to state J7. For example, when the access link is undergoing maintenance, no action is an appropriate response.
- 16 When in state J3, absence of signal > 480 ms causes transition to state J1.




NOTES

- 1 Receipt of INFO3 and SL3 at the NT can theoretically occur in either order.
- 2 For symbols and abbreviations see Table A.II.4.

FIGURE A.II.3/G.961

Change from DLL-only to total activation initiated by exchange (AR)




NOTES

- 1 Receipt of INFO3 and SL3 at the NT can theoretically occur in either order.
- 2 For symbols and abbreviations see Table A.II.4.

FIGURE A.II.4/G.961

Change from DLL-only to total activation initiated by terminal equipment (INFO 1)



T1814500-92/d45

a) Except to perform a loopback, $2B + D$ bits shall remain in the previous state (SN2 or SL2) until both ACT bits indicate full transparency of B- and D-channels. See Figure II.7. Transparency required to perform loopbacks is independent of the ACT bits.

NOTE – For symbols and abbreviations see Table A.II.4.

FIGURE A.II.7/G.961

DLL-only turn-on process initiated by the exchange from Reset (UTR)

Appendix III

Core functions and requirements for a line system using a TCM method

(This appendix does not form an integral part of this Recommendation)

III.1 Line code

For both transmission directions, the line code shall be AMI (*alternate mark inversion*). The coding scheme is performed in such a way that a binary ZERO is represented by no line signal (“0”), while a binary ONE is alternately represented by a positive or negative pulse (“+1” or “-1”).

The binary ONES and ZEROs from the interface at the T reference point and the corresponding bits from the network (across V_1 reference point) must be treated as binary ONES and ZEROs, respectively.

The binary ONE and ZERO are represented below by “1” and “0”, respectively, but the above-defined AMI code rule shall be applied for the binary ONE.

III.2 Line baud rate

The line baud rate is 320 kbaud.

III.2.1 Clock requirements

III.2.1.1 NT1 free running clock accuracy

The accuracy of the free running clock in the NT1 shall be ± 50 ppm.

III.2.1.2 NT1 clock tolerance


The NT1 shall accept a clock accuracy from the LT of ± 10 ppm.

III.2.1.3 LT clock tolerance

The LT shall accept a clock accuracy from the ET of ± 10 ppm.

III.3 Frame structure

A frame shall be 377 bits transmitted within a 1.178 ms interval. The frame repetition period shall be 2.5 ms. Each frame contains a frame word, $2B + D$ -channels, C_L -channel and a parity bit as shown below.



P Parity bit: The P bit is used to get an even number of "1"s in a frame; so it is set to "1" or "0" when the number of "1" s in a frame is odd or even, respectively.

III.3.1 Frame length

The number of $2B + D$ slots in a frame is 20. Each slot contains 18 bits.

III.3.2 Bit allocation in direction LT-NT1

The bit allocation of the frame is shown in Figure III.1. See also Figure III.3.

III.3.3 Bit allocation in direction NT1-LT

The bit allocation of the frame is shown in Figure III.2. See also Figure III.3.

III.4 Frame word

The frame word is used to allocate bit position to the $2B + D + C_L$ -channels.

It may also be used for adjustment of adaptive line equalizer under the frame alignment state.

III.4.1 Frame word in direction LT-NT1

The code for the frame word in all frames shall be:

$$FW = "100000M0";$$

where M is alternately "1" or "0" in each frame. See also Figure III.3.

FIGURE III.1/G.961

Bit allocation in direction LT-NT1

| Bit positions | 1 ~ 8 | 9 | 10 | 11 ~ 13 | 14 ~ 16 | XX (Note) | YY (Note) | ZZ (Note) | VV (Note) | 377 | 378 ~ 800 |
|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------|-------------------------|----------------|--------------|----------|-------------------------|--------------|-------------------------|--------------|------------|------------------------|
| Functions | Frame word | Control bit | Multiframe bit | Control bits | CRC bits | B ₁ -channel | D-channel | B ₂ -channel | D-channel | Parity bit | Space (no line signal) |
| | | C _L -channel | | | | | | | | | |
| NOTE – XX = (17 + 18 n) until (24 + 18 n) where n = 0 ~ 19. YY = 25 + 18 n where n = 0 ~ 19. ZZ = (26 + 18 n) until (33 + 18 n) where n = 0 ~ 19. VV = 34 + 18 n where n = 0 ~ 19. | | | | | | | | | | | |

FIGURE III.2/G.961

Bit allocation in direction NT1-LT

| Bit positions | 1 ~ 8 | 9 | 10 | 11 ~ 13 | 14 ~ 16 | XX (Note) | YY (Note) | ZZ (Note) | VV (Note) | 377 | 378 ~ 800 |
|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------------|-------------------------|-------------------|---------------------|-------------|-------------------------|--------------|-------------------------|--------------|---------------|---------------------------|
| Functions | Frame word | Information bit | Multiframe bit | Information bits | CRC bits | B ₁ -channel | D-channel | B ₂ -channel | D-channel | Parity bit | Space (no line signal) |
| | | C _L -channel | | | | | | | | | |
| NOTE – XX = (17 + 18 <i>n</i>) until (24 + 18 <i>n</i>) where <i>n</i> = 0 ~ 19. YY = 25 + 18 <i>n</i> where <i>n</i> = 0 ~ 19. ZZ = (26 + 18 <i>n</i>) until (33 + 18 <i>n</i>) where <i>n</i> = 0 ~ 19. VV = 34 + 18 <i>n</i> where <i>n</i> = 0 ~ 19. | | | | | | | | | | | |




FIGURE III.3/G.961

Frame and multiframe structure and CL channel bits assignments

III.4.2 Frame word in direction NT1-LT

The code for the frame word in all frames shall be:

$$FW = "1000000M";$$

where M is alternately "1" or "0" in each frame. See also Figure III.3.

III.5 Frame alignment procedure

The frame alignment procedure is defined as follows. Refer also to Figure III.4.

1) *Frame alignment state*

The transmission system is considered to be in the frame alignment state if the frame word has been identified at the same position for 3 consecutive frames.

2) *Loss of frame alignment state*

The transmission system is considered to be in the loss of frame alignment state if the frame word has not been identified at the expected frame position for 6 frames before identifying the frame word at the expected frame position for 12 frames.

III.6 Multiframe

To enable bit allocation of the C_L -channel over more than one frame, a multiframe structure may be used. The start of the multiframe is determined by a multiframe word. The total number of frames in a multiframe is 4.

III.6.1 Multiframe word in direction LT-NT1

The multiframe is identified by a multiframe word allocated over 4 consecutive frames under the frame alignment state. The multiframe word is defined by the bits of the 10-th bit position of a frame (refer to Figure III.1 in direction LT-NT1 and Figure III.2 in direction NT1-LT) over 4 consecutive frames. The code for the multiframe word shall be:

$$MFW = "1000"$$

as shown in Figure III.3.

The multiframe alignment procedure is defined as follows by referring to the bit allocation shown in Figure III.3. When the bit of the 10-th bit position of a frame is detected as "1" under the frame alignment state, the bit is recognized as the F_1 bit of the multiframe word and this triggers the storage of the corresponding C_L -channel bits in registers. The bits corresponding to F_2 , F_3 and F_4 bit positions are detected as "0"s, then the C_L -channel bit values in the register are available, otherwise they are abandoned and set to idle.

III.6.2 Multiframe word in direction NT1-LT


See III.6.1.

III.7 Frame offset between LT-NT1 and NT1-LT frames

The NT1 shall synchronize its frame on the frame received in the direction LT to NT1 and will transmit its frame with an offset. Relative frame position at the NT1 input/output is as follows. The first bit of each frame transmitted from the NT1 towards the LT shall be delayed by 383 to 384 bit periods with respect to the first bit of the frame received from the LT. This relationship is shown in Figure III.5.


The LT shall transmit a frame in each 2.5 ms burst repetition period. The first bit of the next frame transmitted from the LT towards the NT1 shall be delayed by 800 bit periods with respect to the first bit of the transmitting frame from the LT towards the NT1.

A low pass filter used at the NT1 transmitter defined in III.12.2 might cause output pulse signal delay. An additional delay of up to a quarter of a bit period is permissible to the relative frame position at the NT1 input/output defined in Figure III.5.



T1814520-92/d47

FIGURE III.4/G.961
Method of frame alignment



NOTE – $T = 3.125 \mu\text{s}$ (transmitted one bit period).

FIGURE III.5/G.961
Frame offset between LT-NT1 and NT1-LT frames

III.8 C_L-channel

III.8.1 Bit rate

The bit rate for the C_L-channel is 3.2 kbit/s.

III.8.2 Structure

- 1) 32 bits in a multiframe (3.2 kbit/s) are used for the C_L-channel.
- 2) 4 bits per multiframe (0.4 kbit/s) are allocated to the multiframe word.
- 3) 16 bits per multiframe (1.6 kbit/s) are allocated to operation, maintenance, other functions and reserved bits as shown in Figure III.3.
- 4) 12 bits per multiframe (1.2 kbit/s) are allocated a cyclic redundancy check (CRC) code.

III.8.3 Protocols and procedures

The C_L-channel functions specified below are based on the bit allocation for the multiframe defined in Figure III.3.

III.8.3.1 Error monitoring function

III.8.3.1.1 Cyclic redundancy check (CRC)

The CRC bits are k1 through k12 bits of the multiframe. The CRC is an error detection code that shall be generated from the appropriate bits in the multiframe and inserted into the bit stream by the transmitter. At the receiver a CRC calculated from the same bit shall be compared with the CRC value received in the bit stream. If the two CRCs differ, there has been at least one error in the covered multiframe bits.

III.8.3.1.2 CRC algorithms

The CRC code shall be computed using the polynomial:

$$G(x) = x^{12} (+) x^6 (+) x^4 (+) x (+) 1$$

where (+) is modulo 2 summation.

One method of generating the CRC code for a given multiframe is illustrated in Figure III.6. At the beginning of a multiframe all register cells are cleared to "0". The multiframe bits to be covered by the CRC are then clocked into the generator from the left. During bits which are not covered by the CRC (FW, MFW, C_L-channel bits and parity bit), the state of the CRC registers is frozen and no change in state of any of the stages takes place. After the last multiframe bit to be covered by the CRC is clocked into the generator, the 12 register cells contain the CRC code of this multiframe. Between this point and the beginning of the next multiframe, register cell are stored for transmission in the CRC field of the next multiframe. Note that multiframe bit k1 resides in REGISTER CELL 12, k2 in REGISTER CELL 11, etc.

NOTE - The binary ONES and ZEROS from the interface at the T reference point and corresponding bits across V₁ interface must be treated as binary ONES and ZEROS, respectively, for the computation of CRC.


III.8.3.1.3 Bits covered by CRC

CRC bits shall be calculated from 2B + D channel bits before scrambling.

III.8.3.2 Other C_L-channel functions

Several operation and maintenance functions are handled by the C_L-channel bits in the multiframe shown in Figure III.3. These bits are available in SIGs 6, 7, 9, 13 and 15 in direction LT-NT1 and SIGs 8, 10, 11, 12 and 14 in direction NT1- LT defined in III.10.1. The definitions of these bits are given below.

III.8.3.2.1 far end block error reporting bit (FEBE): The far end block error reporting bit shall be the FEBE bit in the fourth frame of the multiframe transmitted in direction NT1-LT. The FEBE bit shall be set to "1" if the multiframe contains a CRC error and "0" if there are no CRC errors in the multiframe. The FEBE shall be placed in the next available outgoing multiframe and transmitted back to the originator. The FEBE bits may be monitored by the network side to determine the performance of the far end receiver.



T1814540-92/d49

NOTE – k1 ~ k12 are CRC-12 bits generated from the data in multiframe.

FIGURE III.6/G.961
CRC-12 generator

III.8.3.2.2 line system active indication bit (OFS): The line system active indication bit shall be the OFS (Office-side Frame Synchronization) bit in the multiframe transmitted in direction LT-NT1. The OFS bit shall be set to “1” when the LT is in the frame alignment state and set to “0” when the LT enters the loss of frame alignment state.

III.8.3.2.3 T interface activation request bit (AR): The bit for the activation request to the interface at the T reference point shall be the AR (Activation Request) bit in the first and third frames of the multiframe transmitted in direction LT-NT1. The AR bit shall be set to “1” when the activation request function element FE 1 is issued from the ET to the LT and set to “0” when the deactivation request function element FE 5 is issued from the ET to the LT.

When the NT1 detects AR = “1” under the condition of OFS = “1” and while not receiving INFO 3, INFO 2 shall be sent towards the interface at the T reference point.

III.8.3.2.4 T interface active indication bit (AI): The bit for the active indication of the interface at the T reference point shall be the AI (Active Indication) bit in the multiframe transmitted in direction NT1-LT. The AI bit shall be set to “1” when the NT1 receives INFO 3 from the TE and set to “0” when the NT1 does not receive INFO 3 from the TE. In case of loopback 2 operation, the AI bit shall be set to “1” when the T interface side of the NT1 is in the frame alignment state and set to “0” when it is in the loss of frame alignment state for the loopbacked bit stream.

III.8.3.2.5 active approval bit (AP): The active approval bit shall be the AP (Active Approval) bits in the first and third frames of the multiframe transmitted in direction LT-NT1. The AP bit shall be set to “1” when the INFO 4 sending permission function element FE 13 is issued from the ET to the LT and set to “0” when the deactivation request function element FE 5 is issued from the ET to the LT.

When the NT1 detects AP = “1” under the condition of receiving INFO 3, INFO 4 shall be sent towards the interface at the T reference point.

III.8.3.2.6 T interface deactivation request (DR): The bit for the deactivation request to the interface at the T reference point shall be the DR (Deactivation Request) bit in the first and third frames of the multiframe transmitted in direction LT-NT1. The DR bit shall be set to “1” when an optional function element of the deactivation request to the interface at the T reference point only is issued from the ET to the LT.

When the NT1 detects DR = “1” under the condition of OFS = “1”, INFO 0 shall be sent towards the interface at the T reference point.

III.8.3.2.7 loopback 2 operation bits (H1, H2, H3): The loopback 2 request bits shall be the H1, H2 and H3 bits in the second frame of the multiframe transmitted in direction LT-NT1. The code word “H1,H2,H3” shall be set to “1,1,1” when the loopback 2 activation request function element FE 8 is issued from the ET to the LT.

This request directs the NT1 to loopback the user-data 2B + D bit stream towards the network.

III.8.3.2.8 loopback 2 active indication bits (T1, T2, T3): The loopback 2 active indication bits shall be the T1, T2 and T3 bits in the second frame of the multiframe transmitted in direction NT1-LT. The code word “T1,T2,T3” is set to “1,1,1” when the code word “H1,H2,H3” is detected as “1,1,1” by the NT1.

III.8.3.2.9 Reserved bits

III.8.3.2.9.1 Reserved bits for optional functions

Optional functions are handled by the C_L-channel. These functions are defined in Annex A to Appendix III of this Recommendation. The reserved bits for the use of optional functions are defined below.

The loopback 2₁ is operated by the code word “H1,H2,H3” and the active indication is reported by the code word “T1,T2,T3”.

Any code allocation to the code words “H1,H2,H3” and “T1,T2,T3” is reserved for this optional loopback 2₁ function. When not used, these code words shall be set to “0,0,0”s, excepting the use for the loopback 2 operation defined in III.8.3.2.7 and III.8.3.2.8.

The C1 and C2 bits are reserved for the loopback C operation, and the TC1 and TC2 bits are reserved for the loopback C active indication. When not used, these bits shall be set to “0”s.

The S bit in the fourth frame of the multiframe transmitted in direction LT-NT1 and the Q1, Q2, Q3, Q4 bits in the first and third frames of the multiframe in direction NT1-LT are reserved for transferring the spare bits S (in direction NT1-TE) and Q1, Q2, Q3, Q4 (in direction TE-NT1) defined on the interface at the T reference point. When not used, the S bit shall be set to "0" and the Q1, Q2, Q3, Q4 bits shall be set to "1"s.

III.8.3.2.9.2 Reserved bits for future standardization

All bits in the multiframe not otherwise assigned are reserved bits for future standardization. These bits are the ID1 bit in the first frame of the multiframe transmitted in direction NT1-LT and the ID2 bit in the third frame of the multiframe transmitted in direction NT1-LT. These bits shall be set to "0"s.

III.8.3.3 Definition of transfer mode of C_L-channel bits

The transfer and sending modes and detection algorithm of the C_L-channel bits of the OFS, AR, AI, AP, DR, H1, H2, H3, T1, T2, T3, C1, C2, TC1, TC2 shall conform to the definition below. See also Annex A to Appendix III as for the H1, H2, H3, T1, T2 and T3 bits.

- 1) Transfer mode: bit-oriented.
- 2) Sending mode: continuous.
- 3) Detection algorithm:
 - The bits in a multiframe are available when they are detected under the multiframe alignment state.
 - In the loss of multiframe alignment state, the bits contained in the multiframe are abandoned and are set to "0"s, except for the Q1, Q2, Q3, Q4 bits which are set to "1"s.
 - Identification is confirmed by detecting identical bits over 3 consecutive cycles. This identification is done on each bit by using the bit values given by the above-defined detection algorithm.
- 4) Duration of control invocation is as long as sending control is identified.
- 5) Duration of information invocation is as long as causing event is identified.

III.9 Scrambling

Scrambling is applied only to the 2B + D-channel bits prior to the insertion of the frame word and C_L-channel bits. The scrambling polynomial is the same in both directions (LT-NT1 and NT1-LT). A 9-th order polynomial is used. The scrambling polynomial shall be:

$$P(x) = 1 (+) x^4 (+) x^9$$

and the scrambled data transmitted shall be:

$$D_0 = D_1 (+) P(x)$$

where (+) is modulo 2 summation. See also Figure III.7.

III.10 Activation/deactivation


This subclause gives requirements for the activation and deactivation procedures and signals used for activation and deactivation.

The following definitions are for the purpose of clarifying requirements for the activation/deactivation of the line system defined here.

- 1) The procedures on the line system support the procedures on the interface at the T reference point for call control in accordance with Recommendation I.430 and the operation of loopback 1 (in the LT), 2 (in the NT1) and other optional loopbacks in accordance with Recommendation I.603. The loopbacks 1 and 2 are non-transparent.

NOTES

- 1 A non-transparent loopback 1 is provided by transmitting no line signal in direction LT-NT1.
- 2 A non-transparent loopback 2 is provided by sending no signal (INFO 0) from the NT1 to the interface at the T reference point.



NOTE – At the beginning of a frame all register cells are cleared and loaded with initial values defined above each register as (“0”) or (“1”) in the figure.

FIGURE III.7/G.961
LT/NT1 transmit scrambler and receive descrambler

- 2) The system provides the activation of both the line system and the interface at the T reference point, and the deactivation of both the line system and the interface at the T reference point. The line system only activation, where the full information transfer capability is available while the interface at the T reference point remains deactivated, is not provided.

The extension to provide this activation mode may, however, be possible when the INFO 1 receipt indication from the NT1 to the network is performed by one of the reserved bits in the C_L -channel in direction NT1-LT defined in III.8.3.2.9.2.

- 3) Activation/deactivation is provided to enable the use of a power down state especially for applications, where the NT1 is powered from the LT via the local line. The power down state is equal to the deactivated state and in the deactivated state, no line signal is present on the local line. But the power feeding to the interface at the T reference point is provided in accordance with the restricted power conditions defined in Recommendation I.430 even in the deactivated state by the power fed to the NT1 via the local line, taking into account the call origination from a designated TE. The minimum supplying power to the interface at the T reference point in the deactivated state shall be 420 mW. In the deactivated state, the NT1 consumes just enough power to detect SIG 3 (awake signal) from the LT and INFO 1 from the interface at the T reference point.

In the activated state, the power feeding to the interface at the T reference point is also provided in accordance with the restricted power conditions defined in Recommendation I.430. The maximum permissible power consumption of the NT1 from the line, where the NT1 is powered from the LT via the local line, shall be less than or equal to 1000 mW including restricted mode powering of the interface at the T reference point.

- 4) Two types of start-up processes such as warm-start and cold-start defined in 5.5/G.960 are not defined. The adoption of the warm-start realizes shorter activation times from the deactivated state to the activated state. When both the cold-start and warm-start are supported, the ET layer 1 may be required to handle two timer T1 values. The line system defined here must meet the activation times defined in III.10.6, including the first powering of the NT1 from the LT via the local line, which corresponds to the values of the activation times for the warm-start.
- 5) A master/slave relationship is assumed between the LT and NT1, so that, even if the NT1 starts to request activation, it is always the LT (under ET acknowledgement) that assumes the initiative of continuing the procedure and then the transmission.

- 6) During activation, appropriate signals are sent to speed up the convergence of the line equalizer and bit and frame synchronization.
- 7) Sending of INFO 2 to the interface at the T reference point is initiated after the line system is synchronized in both directions LT-NT1 and NT1-LT. This conforms to 5.3.1.6 b)/G.960. In this case, to avoid premature sending of INFO 4, a delay time (since the receipt of INFO 3) may be implemented in the ET layer 1, and the additional function element FE 13 is defined to inform the line system of permission to initiate sending INFO 4. See Note 4 to Table 6/I.430 and 5.3.1.4/G.960.
- 8) After a temporary power-off of the NT1, which the NT1 might encounter at a temporary short or opening of the line, the line system may not restore the operation in progress before this interruption happens even after this interruption is removed, assuming activation from the user side and that TEs fell into INFO 0 sending state. This is because the NT1 forgets that the activation was initiated from the user side so that the NT1 should initiate to send INFO 2, and is also because TEs fell into INFO 0 sending state. To avoid this, the activation request function element FE 1 may be issued from the ET layer 1 to the LT after the ET received the activation initiated indication function element FE 2 from the LT even in case of activation from the user side. This makes the line system to enter the same state as activation from the network side.

III.10.1 Signals used for activation

During the activation/deactivation procedures, the following specific signals (SIGs) are exchanged over the local line between the LT and NT1. There are three kinds of signals; the first are the signals that do not use the frame structure defined in III.3, the second are the signals that conform to the frame structure and are transceived before frame synchronization establishment of the line system (the C_L -channel bits are not available), and the others are the signals that conform to the frame structure and are transceived after the line system enters the frame synchronization state (the C_L -channel bits are available).

The definitions of the signals are given below, and lists of SIGs conforming to the frame structure are shown in Tables III.1 and III.2.

1) *Signals not using the frame structure*

SIG 0 LT to NT1 and NT1 to LT

No line signal.

SIG 1 LT to NT1

line system deactivate signal: A signal to request that the layer entity in the NT1 has to enter the power-down state. It deactivates both the line system and the interface at the T reference point.

This signal is continuous up to the appearance of SIG 3. The method of realizing this signal is to use feeding d.c. voltage polarity on the local line where the NT1 is powered from the LT via the local line.

SIG 2a NT1 to LT

awake (acknowledgement) signal: A signal to invoke the LT and ET layer 1 so that they initiate the activation of the line system and the interface at T reference point. This signal is invoked by the receipt of INFO 1 across the T reference point in the NT1.

This signal is also used as awake acknowledgement of SIG 3.

This signal is continuous during the period that SIG 3 appears. The method of realizing this signal is to use feeding d.c. flow in the local line where the NT1 is powered from the LT via the local line.

SIG 2b NT1 to LT

complementary SIG 2a: A signal which corresponds to that SIG 2a does not appear.

SIG 3 LT to NT1

TABLE III.1/G.961

Signals in direction LT-NT1 conforming to the frame structure

| SIGs | Direction | FW | C _L -channel in direction (NT1 ← LT) | | | | | | | | | | 2B + D-channels |
|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-----------|-----|-------------------------------------------------|-----|----------|-----|-----|---------------|-------------------|-------|-----|-----|-------------------|
| | | | OFS | MFW | AR | DR | AP | 111, 112, 113 | S | CRC | C1 | C2 | |
| SIG 4 | NT1 ← LT | av. | “0” | “0” | “0” | “0” | “0” | “0, 0, 0” | “0” | “0” | “0” | “0” | t. p. |
| SIG 6 | NT1 ← LT | av. | “1” | av. | (Note 1) | “0” | “0” | “0, 0, 0” | inop. (Note 2) | disp. | “0” | “0” | inop. (Note 2) |
| SIG 7 | NT1 ← LT | av. | “1” | av. | (Note 1) | “0” | “1” | “0, 0, 0” | op. (Note 2) | disp. | “0” | “0” | op. |
| SIG 9 | NT1 ← LT | av. | “1” | av. | “0” | “0” | “0” | “1, 1, 1” | op. (Note 2) | disp. | “0” | “0” | op. |
| SIG 13 (Note 3) | NT1 ← LT | av. | “1” | av. | “0” | “1” | “0” | “0, 0, 0” | inop. (Note 2) | disp. | “0” | “0” | inop. (Note 2) |
| SIG 15 (Note 3) | NT1 ← LT | av. | “1” | av. | “0” | “0” | “0” | “0, 0, 0” | inop. (Note 2) | disp. | “0” | “0” | inop. (Note 2) |
| av. Available t. p. Training pattern inop. Inoperative data op. Operational data NOTES 1 AR = “1” when FE 1 is received, AR = “0” when FE 1 is not received. 2 Even in inoperative case, data across V ₁ interface is transmitted to the NT1. 3 Use is a network option. | | | | | | | | | | | | | |

TABLE III.2/G.961

Signals in direction NT1-LT conforming to the frame structure

| SIGs | Direction | FW | C _L -channel in direction (NT1 → LT) | | | | | | | | | | 2B + D-channels | |
|--------|-----------|------------------|-------------------------------------------------|-----|------------|------|----------------|-----|-----|-----|-----|-----|-----------------|-------|
| | | | AI | MFW | T1, T2, T3 | FEBE | Q1, Q2, Q3, Q4 | CRC | TC1 | TC2 | ID1 | ID2 | | |
| SIG 5 | NT1 → LT | av. | “0” | “0” | “0, 0, 0” | “0” | “0”s | “0” | “0” | “0” | “0” | “0” | “0” | t. p. |
| SIG 8 | NT1 → LT | av. | “1” | av. | “0, 0, 0” | av. | “1”s | av. | “0” | “0” | “0” | “0” | all “1”s | |
| SIG 10 | NT1 → LT | av. | “1” | av. | “1, 1, 1” | av. | op. | av. | “0” | “0” | “0” | “0” | op. | |
| SIG 11 | NT1 → LT | av. | “1” | av. | “0, 0, 0” | av. | op. | av. | “0” | “0” | “0” | “0” | op. | |
| SIG 12 | NT1 → LT | av. | “0” | av. | “1, 1, 1” | av. | “1”s | av. | “0” | “0” | “0” | “0” | all “1”s | |
| SIG 14 | NT1 → LT | av. | “0” | av. | “0, 0, 0” | av. | “1”s | av. | “0” | “0” | “0” | “0” | all “1”s | |
| av. | | Available | | | | | | | | | | | | |
| t. p. | | Training pattern | | | | | | | | | | | | |
| op. | | Operational data | | | | | | | | | | | | |

awake (acknowledgement) signal: A signal to invoke the NT1 layer 1 so that it enters the power up state and prepares for synchronization on an incoming signal from the LT.

This signal is also used as awake acknowledgement of SIG 2a.

This signal is continuous up to the appearance of SIG 1. The method of realizing this signal is to use feeding d.c. voltage polarity on the local line where the NT1 is powered from the LT via the local line. The voltage polarity of this signal is the reverse of that of SIG 1.

2) *Signals conforming to the frame structure*

(C_L-channel bits are not available)

SIG 4 LT to NT1


training signal: A signal to speed up convergence of the line equalizer and bit and frame synchronization in the NT1. The signal structure shall conform to the frame structure and contain the frame word. The C_L-channel bits shall be set to “0”s. An example of realizing this signal is illustrated in Figure III.8.

This signal is also transmitted when the LT enters the loss of frame alignment state under the condition that activation has been requested.

SIG 5 NT1 to LT

training signal: A signal to speed up convergence of the line equalizer and bit and frame synchronization in the LT. The signal structure shall conform to the frame structure and contain the frame word. The C_L-channel bits shall be set to “0”s. An example of realizing this signal is illustrated in Figure III.9.

This signal informs the LT that the NT1 has synchronized on SIG 4.



NOTE – M is “0” / “1” alternating bit in every frame. P is a parity bit and is set to P = M in the training signal.

FIGURE III.8/G.961
Training signal in direction LT-NT1

3) *Signals conforming to the frame structure*


(C_L-channel bits are available)

SIG 6 LT to NT1

line system active indication signal: A signal which informs the line system activation establishment to the NT1. This signal orders the NT1 to initiate the activation of the interface at the T reference point by sending INFO 2.

This signal contains the frame word, multiframe word, and the CRC bits in the C_L-channel. The OFS bit in the C_L-channel is set to “1”. The AR bit in the C_L-channel is set to “1” when the active request function element FE 1 is received in the LT, or is set to “0” when the active request function element FE 1 is not received in the LT. The other C_L-channel bits, except the S bit, are set to “0”s. The S and 2B + D-channel bits may contain inoperative data.

SIG 7 LT to NT1



NOTE – M is “0” / “1” alternating bit in every frame. P is a parity bit and is set to P = M in the training signal.

FIGURE III.9/G.961
Training signal in direction NT1-LT

normal operation signal: A signal which allows the NT1 to establish the full layer 1 information transfer capability available between the TE and ET by sending INFO 4 towards the interface at the T reference point under the condition of the receipt of INFO 3.

This signal contains the frame word, multiframe word, and CRC bits in the C_L-channel. The OFS and AP bits in the C_L-channel are set to “1”s. The AR bit in the C_L-channel is set to “1” when the activation request function element FE 1 is received in the LT, or is set to “0” when the activation request function element FE 1 is not received in the LT. The S bit across the V₁ interface is conveyed by the S bit in the C_L-channel if the network provides this transfer function. The other C_L-channel bits are set to “0”s. The 2B + D-channel bits contain operational data.

SIG 8 NT1 to LT

INFO 3 receipt indication signal: A signal which indicates the receipt of INFO 3 by the NT1 and requires the LT and ET to provide the full layer 1 information transfer capability available between the TE and ET. This signal is invoked by the receipt of INFO 3 from the interface at the T reference point. This signal is also used as the loopback 2 deactivating signal.

This signal contains the frame word, multiframe word, FEBE bit and CRC bits in the C_L-channel. The AI bit in the C_L-channel is set to “1” and the Q1, Q2, Q3 and Q4 bits in the C_L-channel are set to “1”s. The other C_L-channel bits are set to “0”s. The 2B + D-channel bits may be set to all “1”s.

SIG 9 LT to NT1

loopback 2 operation signal: A signal which informs the line system activation establishment to the NT1, and requires the NT1 to operate loopback 2.

This signal contains the frame word, multiframe word, S bit and CRC bits in the C_L-channel. The OFS and H1, H2, H3 bits in the C_L-channel are set to “1”s. The other C_L-channel bits are set to “0”s. The 2B + D-channel bits contain operational data.

SIG 10 NT1 to LT

loopback 2 operation signal: A signal which indicates that the loopback 2 is established in the NT1.

This signal contains the frame word, multiframe word, FEBE bit and CRC bits in the C_L-channel. The T1, T2, T3 and AI bits in the C_L-channel are set to “1”s. The 2B + D-channel and Q1, Q2, Q3, Q4 bits contains operational data. The other C_L-channel bits are set to “0”s. If the loopback is normally operated in the NT1, the 2B + D-channels bits in this signal correspond to the 2B + D-channel data received at the NT1, and the Q1, Q2, Q3 and Q4 bits in this signal correspond to the S bit data received at the NT1.

SIG 11 NT1 to LT

normal operation signal: A signal which is transmitted upon receipt of SIG 7.

This signal contains the frame word, multiframe word, FEBE bit and CRC bits in the C_L-channel. The AI bit in the C_L-channel is set to "1". The 2B + D-channel and Q1, Q2, Q3, Q4 bits contain operational data. The other C_L-channel bits are set to "0"s.

SIG 12 NT1 to LT

loopback 2 activating indication signal: A signal which indicates that the NT1 receives the loopback 2 activation request and is activating the loopback 2.

This signal contains the frame word, multiframe word, FEBE bit and CRC bits in the C_L-channel. The T1, T2, T3, Q1, Q2, Q3 and Q4 bits in the C_L-channel are set to "1"s. The other C_L-channel bits are set to "0"s. The 2B + D-channel bits may be set to all "1"s.

SIG 13 LT to NT1

T interface deactivate signal: A signal requiring the deactivation of the interface at the T reference point by sending INFO 0.

This signal contains the frame word, multiframe word and CRC bits in the C_L-channel. The OFS and DR bits in the C_L-channel are set to "1"s. The other C_L-channel bits, except the S bit, are set to "0". The S and 2B + D-channel bits may contain inoperative data.

Use of this signal is a network option. This signal makes it possible to deactivate the interface at the T reference point without deactivating the line system, and from this state, the network can activate the loopback 2 or reactivate the interface at the T reference point. Activation from the user side is not accepted while this signal is being received at the NT1.

SIG 14 NT1 to LT

INFO 2 sending indication signal: A signal which indicates that the NT1 is in the state of activating the interface at the T reference point by sending INFO 2. This signal is sent both when the activation of the interface is initiated and when the interface entered the loss of frame alignment state under the line system active state. This signal is also used as acknowledgement of the T interface deactivate signal SIG 13. When SIG 14 is used as acknowledgement of SIG 13, INFO 2 sending is inhibited by SIG 13 and INFO 0 is sent towards the interface at the T reference point.

This signal contains the frame word, multiframe word, FEBE bit and CRC bits in the C_L-channel. The Q1, Q2, Q3 and Q4 bits in the C_L-channel are set to "1"s. The other C_L-channel bits are set to "0"s. The 2B + D-channel bits may be set to all "1"s.

This signal is intended for FEBE reporting in an early stage of the activation procedure. This signal can be replaced by SIG 5 if the FEBE reporting function in the early stage of the activation procedure is not required.

SIG 15 LT to NT1

loopback 2 deactivate signal: A signal which requests the deactivation of the loopback 2.

This signal contains the frame word, multiframe word and CRC bits in the C_L-channel. The OFS bit in the C_L-channel is set to "1". The other C_L-channel bits, except the S bit, are set to "0"s. The S and 2B + D-channel bits may contain inoperative data.

Use of this signal is a network option. This signal makes it possible to deactivate the loopback 2 in the NT1 without deactivating the line system and from this state, the network can activate the interface at the T reference point or reactivate the loopback 2. Activation from the user side may be initiated when INFO 1 is received at the NT1.

III.10.2 Definition of timers: Timer T1 and timer T2 defined in Recommendation I.430 are used. The locations of the timers are as follows:

- Timer T1; in the ET layer 1;
- Timer T2; in the LT.

The values of timer T1 and timer T2 shall conform to the specifications defined in 6.2.5/I.430. An example of a timer T1 value is 1.0 sec, and the activation times of the line system shall be defined by taking this value into account.

NOTE - As an implementation option, timer T2 may be implemented in the ET layer 1. In this case an additional functional element needs to be defined to inform the line system of the expiry of timer T2.

III.10.3 Description of the activation procedure

Activation and deactivation procedures are illustrated by arrow diagrams below. The arrow diagrams are illustrated for the non-failure situation.

- 1) Activation from the network side:
See Figure III.10.
- 2) Activation from the user side:
See Figure III.11.
- 3) Deactivation from the network side:
See Figure III.12.
- 4) Activation of loopback 2:
See Figure III.13.

NOTE - Definition of the function elements (FEs) across the V₁ reference point is given in 5/G.960. FEs used for activation/deactivation are shown in Table III.3.





FIGURE III.10/G.961
Activation from the network side



NOTE – Network option.

FIGURE III.11/G.961
Activation from the user side




FIGURE III.12/G.961
Deactivation from the network side




FIGURE III.13/G.961
Activation of loopback 2

TABLE III.3/G.961

The repertoire of function elements associated with the activation/deactivation procedures

| FES | Direction | Repertoire |
|--------------|-----------|---------------------------------------------------------------------------------------------------------------------------------------------|
| FE 1 | LT ← ET | Activation request for the line system and the interface at the T reference point |
| FE 2 | LT → ET | Activation initiated indication |
| FE 3 | LT → ET | Line system activated indication |
| FE 4 | LT → ET | T interface or loopback activated indication |
| FE 5 | LT ← ET | Deactivation request for the line system and the interface at the T reference point |
| FE 6 | LT → ET | Line system and T interface deactivated indication |
| FE 7 | LT → ET | Loss of frame alignment (LFA) or malfunction at the line system |
| FE 8 | LT ← ET | Activation request for the loopback 2 |
| FE 9 | LT ← ET | Activation request for the loopback 1 |
| FE 12 | LT → ET | Loss of frame alignment (LFA) at the interface at the T reference point or LFA for the loopbacked signal at the T interface side of the NT1 |
| FE 13 (Note) | LT ← ET | Permission to send INFO 4 towards the interface at the T reference point |

NOTE – See Note 4 to Table 6/I.430 and 5.3.1.4/G.960.

III.10.4 NT1 state transition table

NT1 state transition table as a function of INFOs and SIGs is defined in Table III.4.

The following states are used.

NT 1.0

Deactivated state (power down state).

The NT1 is in the power down mode and sends no line signal SIG 0 to the LT and no signal (INFO 0) towards the interface at the T reference point upon receipt of the line system deactivate signal SIG 1 from the LT, and waits for INFO 1 from the interface at the T reference point or the awake signal SIG 3 from the LT.

NT 1.1

Activation initiating state for the activation from the user side.

The NT1 sends the awake signal SIG 2a to the LT upon receipt of INFO 1 from the interface at the T reference point, and waits for the awake acknowledgement signal SIG 3 from the LT.

NT 1.2

Line system activating state at the NT1, and also activation initiating state for the activation from the network side. This is also lost framing and reframing state at the NT1 line side.

The NT1 enters the power up mode upon receipt of SIG 3 (the awake acknowledgement signal in case of activation from the user side, or the awake signal in case of activation from the network side), and waits to synchronize its receiver of the line system to the training signal SIG 4 from the LT. The NT1 continues to send the awake signal SIG 2a to the LT in case of activation from the user side (if the receipt of INFO 1 was recognized in the NT1), or sends the awake acknowledgement signal SIG 2a to the LT in case of activation from the network side. No other signal is transmitted from the NT1.

NT 1.3

Line system activated state at the NT1 and line system activating state at the LT. This is also lost framing and reframing state at the LT line side.

The NT1 enters the line system activated state, and waits for the LT to enter the line system activated state. The NT1 sends training signal SIG 5 to the LT, and waits for the receipt of the line system active indication signal SIG 6 or the loopback 2 operation signal SIG 9 from the LT.

NT 1.4

Line system fully activated and T interface activating state, and also T interface lost framing and reframing state.

Both the NT1 and LT enter the line system activated state, and the NT1 initiates the activation of the interface at the T reference point. The NT1 sends INFO 2 towards the interface at the T reference point and the INFO 2 sending indication signal SIG 14 to the LT upon receipt of the line system active indication signal SIG 6 from the LT, and waits for the receipt of INFO 3 from the interface at the T reference point.

NT 1.5

Pending access activation state.

The NT1 sends the INFO 3 receipt indication signal SIG 8 to the LT upon receipt of INFO 3 from the interface at the T reference point, and waits for the normal operation signal SIG 7 from the LT. This is the waiting state that allows slow TEs to become ready to receive INFO 4. See Note 4 to Table 6/I.430 and 5.3.1.4/G.960.

TABLE III.4/G.961

NT1 state transition table

| State number | | NT 1.0 | NT 1.1 | NT 1.2 | NT 1.3 | NT 1.4 | NT 1.5 | NT 1.6 | NT 1.7 | NT 1.8 | NT 2.1 | NT 2.2 | NT 2.3 | |
|---------------------------|------------|--------------------|-------------------|-----------------------------------------|-------------------------------------------------|-----------------------------------------------------------------------------------------------------------|-----------------------------|------------------|---------------------|--------------------------|-----------------------------------------------------------------------------|----------------------|-------------------------|--------|
| Event | State name | Access deactivated | DTS activation | | | UNI activation | | Access activated | Access deactivation | | Loopback 2 activation | Loopback 2 activated | Loopback 2 deactivating | |
| | | | Initiation awoken | Initiated (or) Network defect at NT1 | DTS synch NT1 ← LT (or) Network defect at LT | DTS activated NT1 ← LT NT1 → LT UNI activation initiated TE ← NT1 (or) LFA at UNI TE → NT1 | UNI synch TE ← NT1 TE → NT1 | | UNI deactivating | Pending DTS deactivation | DTS activated NT1 ← LT NT1 → LT Loopback 2 activation initiated | | | |
| | SIG sent | SIG 2b | SIG 2a | SIG 2a | SIG 2a | SIG 2a | SIG 2a | SIG 2a | SIG 2a | SIG 2a | SIG 2a | SIG 2a | SIG 2a | SIG 2a |
| | | SIG 0 | SIG 0 | SIG 0 | SIG 5 | SIG 14 | SIG 8 | SIG 11 | SIG 8 | SIG 14 | SIG 12 | SIG 10 | SIG 8 | |
| INFO sent | INFO 0 | INFO 0 | INFO 0 | INFO 0 | INFO 2 | INFO 2 | INFO 4 | INFO 0 | INFO 0 | INFO 0 | INFO 0 | INFO 0 | INFO 0 | |
| Internal state | G1 | G1 | G1 | G1 | G2 | (Note 1) | G3 | G4 | G4 | G4 | G1 | G1 | G1 | |
| Receiving INFO 1 | NT 1.1 | - | - | - | - | - | / | / | - | - | - | - | - | |
| SIG 3 | NT 1.2 | NT 1.2 | - | - | - | - | - | - | - | - | - | - | - | |
| SIG 4 | - | - | NT 1.3 (Note 2) | - | NT 1.3 | NT 1.3 | NT 1.3 | NT 1.3 | NT 1.3 | NT 1.3 | NT 1.3 | NT 1.3 | NT 1.3 | |
| DTS synchronized NT1 ← LT | / | / | NT 1.3 | - | - | - | - | - | - | - | - | - | - | |
| SIG 6 | / | / | / | NT 1.4 | - | - | NT 1.5 | / (Note 3) | / (Note 3) | (Note 4) | (Note 4) | (Note 4) | (Note 4) | |
| Receiving INFO 3 | / | / | / | / | NT 1.5 | - | - | - | - | / | / | / | / | |
| SIG 7 | / | / | / | / | - | NT 1.6 | - | (Note 3) | (Note 3) | (Note 4) | (Note 4) | (Note 4) | (Note 4) | |
| SIG 1 | - | - | NT 1.0 | NT 1.0 | NT 1.0 | NT 1.0 | NT 1.0 | NT 1.0 | NT 1.0 | NT 1.0 | NT 1.0 | NT 1.0 | NT 1.0 | |
| SIG 13 | / | / | / | NT 1.8 | NT 1.8 | NT 1.7 | NT 1.7 | - | - | (Note 5) | (Note 5) | (Note 5) | (Note 5) | |
| SIG 9 | / | / | / | NT 2.1 | (Note 6) | (Note 6) | (Note 6) | (Note 6) | (Note 6) | (Note 6) | - | - | NT 2.1 | |

| | | | | | | | | | | | | |
|--------------------------------------|---|--------|---|--------|--------|-----------------|-----------------|-----------------|--------|--------|--------|--------|
| Loopback 2 activated in NT1 (Note 7) | / | / | / | / | / | / | / | / | / | NT 2.2 | – | / |
| SIG 15 | / | / | / | | | | | | – | NT 1.8 | NT 2.3 | – |
| Loopback 2 deactive in NT1 (Note 8) | / | / | / | / | / | / | / | / | / | – | NT 2.1 | NT 1.8 |
| Receiving INFO 0 | – | NT 1.0 | – | – | – | NT 1.4 (Note 9) | NT 1.4 (Note 9) | NT 1.8 (Note 9) | – | – | – | – |
| LFA at UNI TE → NT1 | / | / | / | / | – | NT 1.4 | NT 1.4 | NT 1.8 | – | – | – | – |
| SIG 0 (Note 10) | – | – | – | NT 1.2 | NT 1.2 | NT 1.2 | NT 1.2 | NT 1.2 | NT 1.2 | NT 1.2 | NT 1.2 | NT 1.2 |
| LFA at DTS NT1 ← LT | / | / | – | NT 1.2 | NT 1.2 | NT 1.2 | NT 1.2 | NT 1.2 | NT 1.2 | NT 1.2 | NT 1.2 | NT 1.2 |

– No change, no action

| Impossible by the definition of the layer 1 service

/ Impossible situation

NOTES

- 1 Transition state from G2 to G3, see Note 4 to Table 6/I.430.
- 2 Detection of SIG 4 is identical to the event “DTS synchronized in direction LT–NT1” in this case.
- 3 If this signal is detected, change to NT 1.4 when AR = “1”, and no state change when AR = “0”.
- 4 If this signal is detected, change to NT 1.4 when AR = “1”, and change state as when SIG 15 is detected when AR = “0”.
- 5 If this signal is detected, change state as when SIG 15 is detected.
- 6 If this signal is detected, change to NT 2.1.
- 7 The NT1 is in the frame alignment state for the loopbacked signal.
- 8 The NT1 is in the loss of frame alignment state for the loopbacked signal.
- 9 As an implementation option, this event may be merged in the event “LFA at UNI”.
- 10 As an implementation option, this event may be merged in the event “LFA at DTS in direction LT-NT1”.

NT 1.6

T interface activated state.

The NT1 sends INFO 4 towards the interface at the T reference point and the normal operation signal SIG 11 to the LT upon receipt of the normal operation signal SIG 7 from the LT, and waits for the line system deactivate signal SIG 1 or the T interface deactivate signal SIG 13 from the LT.

NT 1.7

T interface deactivating state.

The NT1 sends INFO 0 towards the interface at the T reference point and the INFO 3 receipt indication signal SIG 8 to the LT upon receipt of the T interface deactivate signal SIG 13 from the LT and waits for the line system deactivate signal SIG 1 from the LT or the receipt of INFO 0 from the interface at the T reference point.

NT 1.8

Pending line system deactivation state.

The NT1 sends INFO 0 towards the interface at the T reference point and the T interface deactivated signal SIG 14 (the acknowledgement of SIG 13) to the LT upon receipt of INFO 0 from the interface at the T reference point, and waits for the line system deactivate signal SIG 1 from the LT.

NT 2.1

Line system fully activated and loopback 2 activating state.

Both the NT1 and LT enter the line system activated state. The NT1 initiates provision of the loopback 2 in the NT1 and sends the loopback 2 activating indication signal SIG 12 to the LT upon receipt of the loopback 2 operation signal SIG 9 from the LT, and waits for loopback 2 establishment in the NT1.

NT 2.2

Loopback 2 activated state.

The NT1 sends the loopback 2 operation signal SIG 10 to the LT on loopback 2 establishment in the NT1, and waits for the line system deactivate signal SIG 1 or the loopback 2 deactivate signal SIG 15 from the LT.

NT 2.3

Loopback 2 deactivating state

The NT1 sends the loopback 2 deactivating signal SIG 8 to the LT upon receipt of the loopback 2 deactivate signal SIG 15 from the LT, and waits for the line system deactivate signal SIG 1 from the LT or the loopback 2 deactivation completion in the NT1.

III.10.5 LT state transition table

LT state transition table as a function of FEs, SIGs and internal timer T2 is defined in Table III.5.

The following states are used.

LT 1.0

Deactivated state.

The LT sends the no line signal SIG 0 and the line system deactivate signal SIG 1 to the NT1, and the line system and the T interface deactivated indication function element FE 6 to the ET upon expiry of timer T2 and waits for the awake signal SIG 2a from the NT1 or the T interface and line system activation request function element FE 1 or the loopback 1/2 activation request function elements FE 9/8 from the ET.

LT 1.1

Line system activation initiated state.

The LT initiates line system activation by sending the awake signal SIG 3 and the training signal SIG 4 to the NT1 upon receipt of the line system and T interface activation request function element FE 1 from the ET, and waits for the awake acknowledgement signal 2a from the NT1.

LT 1.2

Line system activating state.

The LT initiates line system activation by sending the awake (acknowledgement) signal SIG 3 and the training signal SIG 4 to the NT1, and the activation initiated indication function element FE 2 to the ET upon receipt of the awake (acknowledgement) signal SIG 2a from the NT1, and waits to synchronize its receiver of the line system to the training signal SIG 5 from the NT1.

LT 1.3

Line system fully activated and T interface activating state.

The LT sends the line system active indication signal SIG 6 to the NT1, and the line system active indication function element FE 3 to the ET upon synchronizing its receiver of the line system to the training signal SIG 5 from the NT1, and waits for the INFO 3 receipt indication signal SIG 8 from the NT1.

LT 1.4

Pending INFO 4 sending state.

The LT sends the T interface activated indication function element FE 4 to the ET upon receipt of the INFO 3 receipt indication signal SIG 8 from the NT1, and waits for the INFO 4 sending permission function element FE 13 from the ET. This is the waiting state that allows slow TEs to become ready to receive INFO 4. See Note 4 to Table 6/I.430 and 5.3.1.4/G.960.

LT 1.5

T interface activated state.

The LT sends the normal operation signal SIG 7 to the NT1 upon receipt of the INFO 4 sending permission function element FE 13 from the ET, and waits for the deactivation request function element FE 5 from the ET.

LT 1.6

Line system and T interface deactivating state.

The LT sends no line signal SIG 0 and the line system deactivate signal SIG 1 to the NT1 upon receipt of the deactivation request function element FE 5, and waits for expiry of timer T2 in the LT.

LT 1.7a

T interface lost framing and reframing state a).

The LT sends the line system active indication signal SIG 6 to the NT1 and the T interface LFA indication function element FE 12 to the ET upon receipt of the INFO 2 sending indication signal SIG 14 from the NT1 before the LT enters LT 1.5, and waits for the INFO 3 receipt indication signal SIG 8 from the NT1 or the INFO 4 sending permission function element FE 13.

LT 1.7b

T interface lost framing and reframing state b).

The LT sends the normal operation signal SIG 7 to the NT1 and the T interface LFA indication function element FE 12 to the ET upon receipt of the INFO 2 sending indication signal SIG 14 from the NT1 after the LT enters LT 1.5, and waits for the normal operation signal SIG 11 from the NT1.

LT 1.8a

Line system lost framing and reframing state.

The LT sends the training signal SIG 4 to the NT1 and the line system LFA indication function element FE 7 to the ET when its receiver of the line system enters the loss of frame alignment state, or upon receipt of SIG 2b (= disappearance of SIG 2a) under the condition that the activation function element FE 1 has been received, and waits for SIG 2a from the NT1.

LT 1.8b

Line system malfunction state.

The LT sends the line system deactivate signal SIG 1 to the NT1 and the line system malfunction function element FE 7 to the ET upon receipt of SIG 2b (= disappearance of SIG 2a) under the condition that the activation request function element FE 1 has not been received, and waits for the deactivation request function element FE 5 from the ET.

LT 2.1

Line system activation initiated state.

The LT initiates line system activation by sending the awake signal SIG 3 and the training signal SIG 4 to the NT1 upon receipt of the loopback 2 activation request function element FE 8 from the ET, and waits for the awake acknowledgement signal 2a from the NT1.

LT 2.2

Line system activating state.

The LT enters the line system activating state by sending the awake signal SIG 3 and the training signal SIG 4 to the NT1 and issues the activation initiated indication function element FE 2 to the ET upon receipt of the awake acknowledgement signal SIG 2a from the NT1, and waits for synchronization of its receiver of the line system to the training signal SIG 5 from the NT1.

LT 2.3

Line system fully activated and loopback 2 activating state.

The LT sends the loopback 2 operation signal SIG 9 to the NT1 and the line system active indication function element FE 3 to the ET upon receiver synchronization to the training signal SIG 5 from the NT1, and waits for the loopback 2 operation signal SIG 10 from the NT1.

LT 2.4

Loopback 2 activated state.

The LT sends the loopback 2 active indication function element FE 4 to the ET upon receipt of the loopback 2 operation signal SIG 10 from the NT1, and waits for the deactivation request function element FE 5 from the ET.

TABLE III.5/G.961

LT state transition table

| State number | | LT 1.0 | LT 1.1 | LT 1.2 | LT 1.3 | LT 1.4 | LT 1.5 | LT 1.6 | LT 1.7a | LT 1.7b | LT 1.8a | LT 1.8b |
|-----------------------------|----------------|--------------------|-----------------------------|-----------------|---------------------------------------------------------------------------------------|------------------------------------------|-------------------------------|----------------------------------|----------------------------------|------------------------|------------------------------------|--------------------|
| Event | State name | Access deactivated | DTS activation (T1 running) | | UNI activation (T1 running) | | Access activated (T1 stopped) | Access deactivation (T2 running) | LFA at UNI TE → NT1 (T1 running) | | Network defect at DTS (T1 running) | |
| | | | Initiated | Activating | DTS activated NT1 ← LT NT1 → LT UNI activation initiated TE ← NT | UNI synchronized TE ← NT1 TE → NT1 | | | Before access activated | After access activated | LFA at DTS | Malfunction at DTS |
| | FE sent | FE 6 | | FE 2 | FE 3 | FE 4 | FE 4 | FE 4 | FE 12 | FE 12 | FE 7 | FE 7 |
| | SIG sent | SIG 1 | SIG 3 | SIG 3 | SIG 3 | SIG 3 | SIG 3 | SIG 3 | SIG 1 | SIG 3 | SIG 3 | SIG 3 |
| | SIG 0 | SIG 4 | SIG 4 | SIG 4 | SIG 6 | SIG 6 | SIG 7 | SIG 0 | SIG 6 | SIG 7 | SIG 4 | SIG 0 |
| | Internal state | G1 | G1 | G1 | G2 | (Note 1) | G3 | G4 | (Note 1) | G2 | G1 | G1 |
| FE 1 | | LT 1.1 | - | - | - | - | - | | - | - | - | - |
| SIG 2a | | LT 1.2 | LT 1.2 | - | - | - | - | - | - | - | LT 1.2 | / |
| SIG 5 | | / | / | LT 1.3 (Note 2) | / | / | / | / | / | / | / | / |
| DTS synchronized NT1 → LT | | / | / | LT 1.3 | - | - | - | - | - | - | / | / |
| SIG 8 | | / | / | / | LT 1.4 | - | / | - | LT 1.4 | / | / | / |
| FE 13 | | | | | | LT 1.5 | - | - | LT 1.7b | - | - | - |
| SIG 11 | | / | / | / | / | / | - | - | / | LT 1.5 | / | / |
| FE 5 | | - | LT 1.6 | LT 1.6 | LT 1.6 | LT 1.6 | LT 1.6 | - | LT 1.6 | LT 1.6 | LT 1.6 | LT 1.6 |
| Expiry of timer T2 (Note 3) | | / | / | / | / | / | / | LT 1.0 | / | / | / | / |
| FE 8 | | LT 2.1 | | | | | | | | | | |
| SIG 12 | | / | / | / | / | / | / | - | / | / | / | / |
| SIG 10 | | / | / | / | / | / | / | - | / | / | / | / |

TABLE III.5/G.961 (cont.)

LT state transition table

| State number | | LT 1.0 | LT 1.1 | LT 1.2 | LT 1.3 | LT 1.4 | LT 1.5 | LT 1.6 | LT 1.7a | LT 1.7b | LT 1.8a | LT 1.8b | |
|---------------------|------------|--------------------|-----------------------------|------------|---------------------------------------------------------------------------------------|------------------------------------------|-------------------------------|----------------------------------|----------------------------------|------------------------|------------------------------------|--------------------|-------|
| Event | State name | Access deactivated | DTS activation (T1 running) | | UNI activation (T1 running) | | Access activated (T1 stopped) | Access deactivation (T2 running) | LFA at UNI TE → NT1 (T1 running) | | Network defect at DTS (T1 running) | | |
| | | | Initiated | Activating | DTS activated NT1 ← LT NT1 → LT UNI activation initiated TE ← NT | UNI synchronized TE ← NT1 TE → NT1 | | | Before access activated | After access activated | LFA at DTS | Malfunction at DTS | |
| | FE sent | FE 6 | | FE 2 | FE 3 | FE 4 | FE 4 | FE 4 | FE 12 | FE 12 | FE 7 | FE 7 | |
| | SIG sent | SIG 1 | SIG 3 | SIG 3 | SIG 3 | SIG 3 | SIG 3 | SIG 3 | SIG 1 | SIG 3 | SIG 3 | SIG 3 | SIG 1 |
| | | SIG 0 | SIG 4 | SIG 4 | SIG 4 | SIG 6 | SIG 6 | SIG 7 | SIG 0 | SIG 6 | SIG 7 | SIG 4 | SIG 0 |
| Internal state | G1 | G1 | G1 | G1 | G2 | (Note 1) | G3 | G4 | (Note 1) | G2 | G1 | G1 | |
| SIG 14 | | / | / | / | – | LT 1.7a | LT 1.7b | – | – | – | / | / | |
| SIG 0 (Note 4) | | – | – | – | LT 1.8a | LT 1.8a | LT 1.8a | – | LT 1.8a | LT 1.8a | – | – | |
| LFA at DTS NT1 → LT | | / | / | / | LT 1.8a | LT 1.8a | LT 1.8a | – | LT 1.8a | LT 1.8a | – | – | |
| SIG 2b | | – | LT 1.8a | (Note 5) | (Note 5) | (Note 5) | (Note 5) | – | (Note 5) | (Note 5) | (Note 5) | – | |

TABLE III.5/G.961 (cont.)

LT state transition table

| State number | | LT 2.1 | LT 2.2 | LT 2.3 | LT 2.4 | LT 2.5 | LT 2.6 | LT 2.7 | |
|-----------------------------|------------|-----------------------------|----------------|---------------------------------------------------------------------------------|-----------------------------------|-------------------------------------------|------------------------------------|--------------------|----------------|
| Event | State name | DTS activation (T1 running) | | Loopback 2 activation (T1 running) | Loopback 2 activated (T1 stopped) | Loopback 2 defect in the NT1 (T1 running) | Network defect at DTS (T1 running) | | |
| | | Initiated | Activating | DTS activated 1 ← LT NT1 → LT Loopback 2 activation initiated | | | LFA at DTS | Malfunction at DTS | |
| | FE sent | FE 6 | FE 2 | FE 3 | FE 4 | FE 12 | FE 7 | FE 7 | |
| | SIG sent | SIG 3 | SIG 3 | SIG 3 | SIG 3 | SIG 3 | SIG 3 | SIG 3 | SIG 3 |
| | | SIG 4 | SIG 4 | SIG 9 | SIG 9 | SIG 9 | SIG 9 | SIG 4 | SIG 4 |
| Internal state | G1 | G1 | G1 | G1 | G1 | G1 | G1 | G1 | |
| FE 1 | | | | | | | | | |
| SIG 2a | LT 2.2 | - | - | - | - | - | - | LT 2.2 | |
| SIG 5 | / | LT 2.3 (Note 2) | / | / | / | / | LT 2.3 (Note 2) | / | |
| DTS synchronized NT1 → LT | / | LT 2.3 | - | - | - | - | LT 2.3 | / | |
| SIG 8 | / | / | / | / | / | / | / | / | |
| FE 13 | | | | | | | | | |
| SIG 11 | / | / | / | / | / | / | / | / | |
| FE 5 | LT 1.6 | LT 1.6 | LT 1.6 | LT 1.6 | LT 1.6 | LT 1.6 | LT 1.6 | LT 1.6 | |
| Expiry of timer T2 (Note 3) | / | / | / | / | / | / | / | / | |
| FE 8 | - | - | - | - | - | - | - | - | |
| SIG 12 | / | / | - | LT 2.5 | - | / | / | / | |
| SIG 10 | / | / | LT 2.4 | - | LT 2.4 | / | / | / | |
| SIG 14 | / | / | / | / | / | / | / | / | |

TABLE III.5/G.961 (end)

LT state transition table

| State number | | LT 2.1 | LT 2.2 | LT 2.3 | LT 2.4 | LT 2.5 | LT 2.6 | LT 2.7 | |
|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------|-----------------------------|----------------|-----------------------------------------------------------------------------------|-----------------------------------|-------------------------------------------|------------------------------------|--------------------|----------------|
| Event | State name | DTS activation (T1 running) | | Loopback 2 activation (T1 running) | Loopback 2 activated (T1 stopped) | Loopback 2 defect in the NT1 (T1 running) | Network defect at DTS (T1 running) | | |
| | | Initiated | Activating | DTS activated NT1 ← LT NT1 → LT Loopback 2 activation initiated | | | LFA at DTS | Malfunction at DTS | |
| | FE sent | FE 6 | FE 2 | FE 3 | FE 4 | FE 12 | FE 7 | FE 7 | |
| | SIG sent | SIG 3 | SIG 3 | SIG 3 | SIG 3 | SIG 3 | SIG 3 | SIG 3 | SIG 3 |
| | | SIG 4 | SIG 4 | SIG 4 | SIG 9 | SIG 9 | SIG 9 | SIG 4 | SIG 4 |
| Internal state | G1 | G1 | G1 | G1 | G1 | G1 | G1 | G1 | |
| SIG 0 (Note 4) | | – | – | LT 2.6 | LT 2.6 | LT 2.6 | – | – | |
| LFA at DTS NT1 → LT | | / | / | LT 2.6 | LT 2.6 | LT 2.6 | – | – | |
| SIG 2b | | LT 2.7 | LT 2.7 | LT 2.7 | LT 2.7 | LT 2.7 | LT 2.7 | – | |
| <p>– No change, no action Impossible by the definition of the layer 1 service / Impossible situation NOTE – No state change if the event occurs in a box defined by “/”.</p> <p>NOTES</p> <p>1 Transition state from G2 to G3, see Note 4 to Table 6/1.430. 2 Detection of SIG 5 is identical to the event “DTS synchronized in direction NT1-LT” in this case. 3 As an implementation option, the expiry of the timer may be informed by an additional FE from ET layer 1. 4 As an implementation option, this event may be merged in the event “LFA at DTS in direction NT1-LT”. 5 Change to LT 1.8a when FE 1 has been received after the last receipt of FE 5, otherwise, change to LT 1.8b.</p> | | | | | | | | | |

LT 2.5

Loopback 2 defect state.

The LT sends the loopback 2 defect indication function element FE 12 to the ET upon receipt of the loopback 2 activating signal SIG 12 from the NT1 after the LT entered DS 2.4, and waits for the loopback 2 operation signal SIG 10 from the NT1.

LT 2.6

Line system lost framing and reframing state.

The LT sends the training signal SIG 4 to the NT1 and the line system LFA indication function element FE 7 to the ET when its receiver of the line system enters the loss of frame alignment state, and waits for synchronization of its receiver of the line system to the training signal SIG 5 from the NT1. This state is identical to LT 2.2 except for the function element issued.

LT 2.7

Line system malfunction state.

The LT sends the training signal SIG 4 to the NT1 and the line system malfunction function element FE 7 to the ET upon receipt of SIG 2b (= disappearance of SIG 2a), and waits for SIG 2a from the NT1.

III.10.6 Activation times

The LT and NT1 shall complete the start-up process, including the first powering of the NT1 (where the NT1 is powered from the LT via the local line) and the training of the equalizer and synchronization, within 250 ms normally and 300 ms in the worst-case. Start-up time requirement is apportioned 150 ms to the NT1 and 100 ms to the LT in normal-case, and 150 ms to the NT1 and 150 ms to the LT in the worst-case. These specific values are also applied to the permissible frame alignment recovery times when the system enters the loss of frame alignment state after activated.

III.11 Jitter


To assure the achievement of the jitter requirements of Recommendation I.430, the jitter of the timing signal recovered at the NT1 clock shall not exceed the limits given in 8.3/I.430.

Jitter tolerance is intended to ensure that the limits of Recommendation I.430 are supported by the jitter limits of the transmission system on local lines. The jitter limits given below must be satisfied regardless of the length of the local line, provided that they are covered by the transmission media characteristics (see 3). The limits must be met regardless of bit patterns in the B-, D- and C_L-channels.

Jitter is specified in terms of unit intervals (UI) of nominal 320 kbaud signal.

III.11.1 NT1 input signal jitter tolerance

The NT1 shall meet the performance objective with wander/jitter at the maximum magnitudes indicated in Figure III.14, for single jitter frequencies in the range of 3 Hz to 80 kHz, superimposed on the test signal source. The NT1 shall also meet the performance objectives with wander per day of up to 1.0 UI peak-to-peak where the maximum rate of change of phase is 1.0 UI/hour.



$$1 \text{ UI} = \frac{1}{320 \text{ kHz}} = 3.125 \mu\text{s}$$

| F ₁ | F ₂ | F ₃ | J ₁ | J ₂ |
|----------------|----------------|----------------|----------------|----------------|
| 3 Hz | 30 Hz | 80 Hz | 0.083 UI | 0.83 UI |

T1814620-92/d57

FIGURE III.14/G.961

Minimum tolerable jitter on NT1 impact signal

III.11.2 NT1 output jitter limitations

With the wander/jitter as specified in III.11.1 superimposed on the NT1 input signal, the jitter on the transmitted signal from the NT1 towards the LT shall be equal to or less than 0.083 UI peak-to-peak when measured with a high-pass filter having a 20 dB/decade roll-off below 90 Hz.

III.11.3 LT input signal jitter tolerance

The LT shall operate satisfactorily with input signal jitter equal to the maximum permissible NT1 output signal jitter defined in III.11.2.

III.11.4 LT output jitter limitations

The output signals from the LT shall not exceed the NT1 input signal jitter tolerance limits defined in III.1.1.

III.11.5 Test conditions for jitter measurements

Due to bi-directional transmission on the 2-wire and due to severe intersymbol interference, no well defined signal transitions are available at the NT1 2-wire point.

Two possible solutions are considered:

- 1) A test point in the NT1 is provided to measure jitter with an undisturbed signal.
- 2) A standard LT transceiver including an artificial local line is defined as a test instrument.

III.12 Transmitter output characteristics of NT1 and LT


The following specifications apply with a load impedance of 110 ohms resistive.

III.12.1 Pulse amplitude

The zero to peak nominal amplitude of the pulse shall be 6 V and the tolerance shall be +20%/-10%.

III.12.2 Pulse shape

The transmitted pulse shape shall meet the shaped rectangular pulse with 6 V \pm 10% amplitude and 1.56 microsecond \pm 10% width using a low pass filter having a cut-off frequency of greater than 640 kHz and a roll-off of greater than or equal to 12 dB/octave. The pass-band loss of the filter is assumed to be 0 dB. The resultant pulse shape shall conform to the pulse mask of Figure III.15.



T1814630-92/d58

FIGURE III.15/G.961
Transmitter output pulse mask

III.12.3 Signal power

The average power shall be between 14.5 dBm and 17.1 dBm.

III.12.4 Power spectrum

The upper bound of the power spectral density shall be within the template in Figure III.16.




FIGURE III.16/G.961
Upper bound of power spectral density of signal

III.12.5 Transmitter signal non-linearity

The deviation between positive and negative pulse heights shall be less than 5%.

III.13 Transmitter/receiver termination

III.13.1 Impedance

- 1) The nominal input impedance looking toward the NT1 or LT shall be 110 ohms.
- 2) The nominal output impedance looking toward the NT1 or LT shall be less than 110 ohms when driving pulses, and shall be 110 ohms when not driving pulses.

III.13.2 Return loss

The return loss of the impedance with respect to 110 ohms shall exceed the loss indicated by the template in Figure III.17.

III.13.3 Longitudinal conversion loss

The minimum longitudinal conversion loss shall exceed the loss indicated by the template in Figure III.18.




FIGURE III.17/G.961
Minimum return loss of impedance




FIGURE III.18/G.961
Minimum conversion loss

Annex A
(to Appendix III)

Extension functions and requirements for a line system using a TCM method

(This annex does not form an integral part of this Recommendation)

A.III.1 Optional functions supported by the C_L-channel

Definitions of optional functions handled by the C_L-channel are described below. The definitions are based on the bit allocation for the multiframe defined in Figure III.3.

A.III.1.1 Optional loopback operation functions

A.III.1.1.1 Loopback 2₁ operation function

This function directs the NT1 to loopback an individual B-channel towards the network. The individual B-channel loopback can provide per-channel maintenance capabilities without totally disrupting service to the users. This loopback is non-transparent for the loopbacked B-channel. The NT1 sends all "1"s for the loopbacked B-channel bits towards the interface at the T reference point.

The loopback 2₁ is controlled and operated by the network by using the code word "H1,H2,H3" allocated in the multiframe transmitted in direction LT-NT1.

The loopback 2₁ active indication is informed to the network by the code word "T1,T2,T3" allocated in the multiframe transmitted in direction NT1-LT.

The code values for the loopback 2₁ operation request and active indication are given in Table A.III.1. The code word "T1,T2,T3" shall set to the same code value as is detected by the code word "H1,H2,H3" at the NT1.

A.III.1.1.2 Loopback C operation function

This function directs the NT1 to loopback an individual B-channel towards the user. The individual B-channel loopback can provide per-channel maintenance capabilities without totally disrupting service to the users. The NT1 transmits all "1"s for the loopbacked B-channel bits towards the LT before scrambling.

The loopback C is controlled and operated by the network by using the C1 and C2 bits allocated in the multiframe transmitted in direction LT-NT1. When the NT1 detects C1 = "1", the B₁-channel loopback C is commenced in the NT1. When the NT1 detects C2 = "1", the B₂-channel loopback C is commenced in the NT1.

The loopback C active indication is informed to the network by the TC1 and TC2 bits allocated in the multiframe transmitted in direction NT1-LT. The TC1 and TC2 bits shall set to the same values as are detected by the C1 and C2 bits respectively.

A.III.1.1.3 Definition of C_L-channel bit transfer mode for optional loopback control and indication

Two possible implementation options are defined.

- First: A code value of the code word "H1,H2,H3" or "T1,T2,T3" is detected by using each bit value detected and identified on the bit-oriented basis defined in III.8.3.3.
- Second: A code value is detected by using the word value formed by 3 bits ("H1,H2,H3" or "T1,T2,T3") in the same multiframe on a word-by-word basis. Identification is confirmed by detecting identical word value over three consecutive cycles.

In both options sending mode is continuous, duration of control/information invocation is as long as sending-control/causing-event is identified.

TABLE A.III.1/G.961

Assigned code and function of “H1,H2,H3” and “T1,T2,T3”

| “H1,H2,H3” | Function |
|------------------------------------------------------------------------------|-----------------------------------------------------------------------------------------|
| “0,0,1” | operate D-channel loopback 2 ₁ (Note 1) |
| “0,1,0” | operate B ₂ -channel loopback 2 ₁ |
| “0,1,1” | operate B ₂ - and D-channels loopback 2 ₁ (Note 1) |
| “1,0,0” | operate B ₁ -channel loopback 2 ₁ |
| “1,0,1” | operate B ₁ - and D-channels loopback 2 ₁ (Note 1) |
| “1,1,0” | operate B ₁ - and B ₂ -channels loopback 2 ₁ (Note 2) |
| “1,1,1” | operate loopback 2 (see III.8.3.2.7) |
| “T1,T2,T3” | Function |
| “0,0,1” | D-channel loopback 2 ₁ active indication |
| “0,1,0” | B ₂ -channel loopback 2 ₁ active indication |
| “0,1,1” | B ₂ - and D-channels loopback 2 ₁ active indication |
| “1,0,0” | B ₁ -channel loopback 2 ₁ active indication |
| “1,0,1” | B ₁ - and D-channels loopback 2 ₁ active indication |
| “1,1,0” | B ₁ - and B ₂ -channels loopback 2 ₁ active indication |
| “1,1,1” | loopback 2 active indication (see III.8.3.2.8) |
| NOTES | |
| 1 Not defined in Recommendation I.603. The ET may not support this function. | |
| 2 Use is a network option. | |

A.III.1.2 Optional transfer function of spare bits of the T interface

The S bit in the fourth frame of the multiframe transmitted in direction LT-NT1 and the Q1, Q2, Q3, Q4 bits in the first and third frames of the multiframe in direction NT1-LT provide the transfer function of the spare bits S (in direction NT1-TE) and Q1, Q2, Q3, Q4 (in direction TE-NT1) defined on the interface at the T reference point.

The bit rate of the spare bit in direction NT1-TE on the interface at the T reference point (the S bit) is 4 kbit/s, but the line system has a transfer capability of only 100 bit/s. Thus, on the interface at the T reference point, the same bit conveyed by the S bit on the line system is repeated 40 times.

The bit rate of the spare bits in direction TE-NT1 on the interface at the T reference point (the Q1, Q2, Q3, Q4 bits) is 200 bit/s, but the line system has a transfer capability of only 100 bit/s. Thus, on the line system, every second bit of each Q1, Q2, Q3, Q4 bit on the interface at the T reference point is conveyed.

Appendix IV

Basic access transmission system using SU32 line code

(This appendix does not form an integral part of this Recommendation)

IV.0 General

The SU32 standard will support the full duplex, transparent transmission of two 64 kbit/s B-channels and one 16 kbit/s D-channel over symmetric pair cables using echo cancelling techniques. In addition to transparent 2B + D transmission, 5.3 kbit/s capacity is provided for an auxiliary channel supporting data CRC, control, supervisory and maintenance functions. The bit stream is encoded for transmission using a high performance ternary SU32 (substitutional 3B2T) conditional block code, filtered and transmitted to line at a baud rate of 108 kbauds. An orthogonal timing signal is superimposed on the line code for symbol sampling; which does not compromise either the line code efficiency or performance. A unique synchronization word is used to achieve frame synchronization. Fast and reliable activation is ensured by means of a binary handshake procedure, for separate training of canceller and equalizer.

IV.1 Line code

The binary data is encoded into a ternary form using the SU32 line code. This is based on the fixed and unconditional 3B2T line code and modified as follows. Each binary triplet is converted to a ternary duplet and is transmitted unless it is identical to the previously transmitted duplet. If current and previous duplets are identical, then the unused code word "00" is transmitted in its place. The SU32 coding rule is shown in Table IV.1. In this table, the left most bit is the first into the encoder and the left most symbol the first out of the encoder.

TABLE IV.1/G.961

SU32 coding (substitutional 3B2T)

| Binary I/P | Ternary O/P | Binary I/P | Ternary O/P |
|------------|-------------|------------|-------------|
| 000 | -- | 100 | 0- |
| 001 | -0 | 101 | + - |
| 010 | -+ | 110 | + 0 |
| 011 | 0+ | 111 | + + |

Decoding

Decoding of the received signal is the inverse of the coding process.

Tolerance to line polarity inversion

The code is symmetric so that inversion of the ternary data results in an inversion of the decoded binary data. Thus polarity correction due to cable inversion can be applied either to scrambled or unscrambled binary data, or to ternary data. Both transmitted and received polarity correction is performed at the NT1.

IV.2 Symbol rate

The symbol rate is determined by the line code, the bit rate of the information stream and the frame structure. The symbol rate is 108 kbauds.

IV.2.1 Clock tolerance

IV.2.1.1 NT1 free running clock accuracy

The tolerance of the NT free running clock shall be ± 192 ppm.

IV.2.1.2 Tolerance of the free running clock in the LT

The free running clock in the LT will be phase locked to the exchange clock having a frequency tolerance of ± 50 ppm thus permitting operation with any equipment meeting Recommendation G.703.

IV.3 Frame structure

There are two states of operation of the transmission system, steady state and training state. The frame structure covered in this subclause is for the steady state (information transfer).

The B1-, B2-, D- and C_L-channels map directly from binary bits through the scrambler into the ternary frame structure. The SU32 code table is designed to exclude certain uniquely identifiable code sequences, which are exploited for synchronization purposes.


Multiframe: Multiframe word and location

The 12 ms multiframe is identified every sixteenth 3/4 ms frame by replacing the CRC data symbol (No. 79) with a ternary “0”. In all other frames, this symbol is binary valued. This, combined with the frame synchronization word preceding it, uniquely identifies the position of the start of the superframe.

Multiframe format

A multiframe consists of sixteen 81-ternary-symbol 0.75 ms frames.

| | | | |
|--------------------|------------|-------------------|--------------------------------------|
| 6 frames of 2B + D | Frame word | CRC ₁ | C _L -channel ₁ |
| 6 frames of 2B + D | Frame word | CRC ₂ | C _L -channel ₂ |
| 6 frames of 2B + D | Frame word | CRC ₃ | C _L -channel ₃ |
| 6 frames of 2B + D | Frame word | CRC ₄ | C _L -channel ₄ |
| 6 frames of 2B + D | Frame word | CRC ₅ | C _L -channel ₅ |
| 6 frames of 2B + D | Frame word | CRC ₆ | C _L -channel ₆ |
| 6 frames of 2B + D | Frame word | CRC ₇ | C _L -channel ₇ |
| 6 frames of 2B + D | Frame word | CRC ₈ | C _L -channel ₈ |
| 6 frames of 2B + D | Frame word | CRC ₉ | C _L -channel ₁ |
| 6 frames of 2B + D | Frame word | CRC ₁₀ | C _L -channel ₂ |
| 6 frames of 2B + D | Frame word | CRC ₁₁ | C _L -channel ₃ |
| 6 frames of 2B + D | Frame word | CRC ₁₂ | C _L -channel ₄ |
| 6 frames of 2B + D | Frame word | CRC ₁₃ | C _L -channel ₅ |
| 6 frames of 2B + D | Frame word | CRC ₁₄ | C _L -channel ₆ |
| 6 frames of 2B + D | Frame word | CRC ₁₅ | C _L -channel ₇ |
| 6 frames of 2B + D | Frame word | “0” | C _L -channel ₈ |



12 ms multiframe structure

NOTE - B1-, B2-, D- and C_L-channel data is scrambled. CRC data and frame words are not scrambled.

IV.3.1 Frame length

There are six (2B + D) slots in each 3/4 ms 81 symbol frame.

IV.3.2 Binary bit allocation in direction LT to NT

The following binary bit ordering is applied before scrambling.

| | | | | | | | | | | | | | | | | | | |
|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|----------------|----------------|
| B1 ₁ | B1 ₂ | B1 ₃ | B1 ₄ | B1 ₄ | B1 ₅ | B1 ₆ | B1 ₇ | B1 ₈ | B2 ₁ | B2 ₂ | B2 ₃ | B2 ₄ | B2 ₅ | B2 ₆ | B2 ₇ | B2 ₈ | D ₁ | D ₂ |
| B1 ₁ | B1 ₂ | B1 ₃ | B1 ₄ | B1 ₄ | B1 ₅ | B1 ₆ | B1 ₇ | B1 ₈ | B2 ₁ | B2 ₂ | B2 ₃ | B2 ₄ | B2 ₅ | B2 ₆ | B2 ₇ | B2 ₈ | D ₁ | D ₂ |
| B1 ₁ | B1 ₂ | B1 ₃ | B1 ₄ | B1 ₄ | B1 ₅ | B1 ₆ | B1 ₇ | B1 ₈ | B2 ₁ | B2 ₂ | B2 ₃ | B2 ₄ | B2 ₅ | B2 ₆ | B2 ₇ | B2 ₈ | D ₁ | D ₂ |
| B1 ₁ | B1 ₂ | B1 ₃ | B1 ₄ | B1 ₄ | B1 ₅ | B1 ₆ | B1 ₇ | B1 ₈ | B2 ₁ | B2 ₂ | B2 ₃ | B2 ₄ | B2 ₅ | B2 ₆ | B2 ₇ | B2 ₈ | D ₁ | D ₂ |
| B1 ₁ | B1 ₂ | B1 ₃ | B1 ₄ | B1 ₄ | B1 ₅ | B1 ₆ | B1 ₇ | B1 ₈ | B2 ₁ | B2 ₂ | B2 ₃ | B2 ₄ | B2 ₅ | B2 ₆ | B2 ₇ | B2 ₈ | D ₁ | D ₂ |
| B1 ₁ | B1 ₂ | B1 ₃ | B1 ₄ | B1 ₄ | B1 ₅ | B1 ₆ | B1 ₇ | B1 ₈ | B2 ₁ | B2 ₂ | B2 ₃ | B2 ₄ | B2 ₅ | B2 ₆ | B2 ₇ | B2 ₈ | D ₁ | D ₂ |
| C _{L1} | C _{L2} | C _{L3} | | | | | | | | | | | | | | | | |

The binary data is scrambled as defined in IV.9 and ternary encoded. It is then multiplexed into the following frame format.

| | | | | | | | | | | | | |
|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|--|
| T ₁ | T ₂ | T ₃ | T ₄ | T ₅ | T ₆ | T ₇ | T ₈ | T ₉ | T ₁₀ | T ₁₁ | T ₁₂ | |
| T ₁₃ | T ₁₄ | T ₁₅ | T ₁₆ | T ₁₇ | T ₁₈ | T ₁₉ | T ₂₀ | T ₂₁ | T ₂₂ | T ₂₃ | T ₂₄ | |
| T ₂₅ | T ₂₆ | T ₂₇ | T ₂₈ | T ₂₉ | T ₃₀ | T ₃₁ | T ₃₂ | T ₃₃ | T ₃₄ | T ₃₅ | T ₃₆ | |
| T ₃₇ | T ₃₈ | T ₃₉ | T ₄₀ | T ₄₁ | T ₄₂ | T ₄₃ | T ₄₄ | T ₄₅ | T ₄₆ | T ₄₇ | T ₄₈ | |
| T ₄₉ | T ₅₀ | T ₅₁ | T ₅₂ | T ₅₃ | T ₅₄ | T ₅₅ | T ₅₆ | T ₅₇ | T ₅₈ | T ₅₉ | T ₆₀ | |
| T ₆₁ | T ₆₂ | T ₆₃ | T ₆₄ | T ₆₅ | T ₆₆ | T ₆₇ | T ₆₈ | T ₆₉ | T ₇₀ | T ₇₁ | T ₇₂ | |
| 0 | 0 | 0 | 0 | 0 | 0 | CRC | T ₇₃ | T ₇₄ | | | | |

IV.3.3 Binary bit allocation in direction NT1 to LT

The frame structure and order of bits in the NT1 to LT direction is identical to that used in the LT to NT1 direction specified in IV.3.2.

IV.4 Frame word

The frame word of six ternary zeros terminated by the binary CRC₁₅ bit (as illustrated in the above frame format) is used to define the 0.75 ms frame boundaries. Note that once every superframe, a ternary zero is substituted for the binary CRC check bit. The frame word is unique and cannot be emulated by any 2B + D data pattern.

The frame word specified above is the same in both directions of transmission.

IV.5 Frame alignment procedure

The frame alignment function is specified in the activation sequence. $2B + D$ transmission cannot commence unless frame alignment has been achieved. Initial frame alignment is considered to have been achieved when the cumulative total of correct versus incorrectly received 7-bit frame words exceeds four. In steady state operation, this cumulative count is maintained but limited to a maximum of 64. Frame alignment loss is flagged if this cumulative total falls below two.

IV.6 Multiframe

The multiframe structure has been described in the frame structure of IV.3.

IV.7 Frame offset between LT-NT1 and NT1-LT frames

No specific phase requirements are necessary between frames in the LT-NT1 and NT1-LT directions.

IV.8 C_L-channel

An embedded protected operations channel (EPOC) of 4 kbit/s is partially allocated to supervisory and maintenance functions. Significant spare capacity and undefined bits remain for both future allocation of messages as well as specific national requirements.

This channel is protected by a 6-bit CRC check and compelled protocol which provides that all messages are repeated every 6 ms.

IV.8.1 Bit rate


Twenty-four bits per 6 ms multiframe (4 kbit/s) are allocated to an embedded protected operations channel (EPOC). This supports supervisory and maintenance functions between the network and the NT1 and includes spare capacity for user-defined functions. Additionally, a further 1.33 kbit/s is allocated to provide an error detecting CRC₁₅ and 12 ms framing to the C_L-channel.

IV.8.2 Structure

Within each 12 frame, the operations channel sends two consecutive messages of 24 bits. Each 24-bit message comprises:

- 1 bit Ready for data/data valid (R);
- 5 bits Maintenance channel (M);
- 9 bits Supervisory channel (S);
- 3 bits Unassigned bits (500 bit/s subsidiary channel);
- 6 bits Cyclic redundancy check field (CRC).

The structure of the C_L-channel is as follows:



IV.8.2.1 Maintenance messages

In the ET to NT1 direction 9 of the 32 possible command messages are allocated. An identical message is returned in the NT1 to ET direction as an acknowledgement.

| ET to NT1 maintenance message codes | | | | | | |
|-------------------------------------|---------------------------------------------------------------------|----------------|----------------|----------------|----------------|----------------|
| No. | Message | 5-bit code | | | | |
| | | M ₁ | M ₂ | M ₃ | M ₄ | M ₅ |
| 1 | No loopback (null message)/remove loopback | 1 | 1 | 1 | 1 | 1 |
| 2 | Provide loopback B ₁ at NT1 | 1 | 1 | 0 | 1 | 1 |
| 3 | Provide loopback B ₂ at NT1 | 1 | 0 | 1 | 1 | 1 |
| 4 | Provide loopback B ₁ + B ₂ at NT1 | 1 | 0 | 0 | 1 | 1 |
| 5 | Provide loopback B ₁ + B ₂ + D at NT1 | 1 | 0 | 0 | 0 | 1 |
| 6 | Provide loopback B ₁ at regenerator | 0 | 0 | 1 | 1 | 1 |
| 7 | Provide loopback B ₂ at regenerator | 0 | 1 | 0 | 1 | 1 |
| 8 | Provide loopback B ₁ + B ₂ at regenerator | 0 | 1 | 1 | 1 | 1 |
| 9 | Provide loopback B ₁ + B ₂ + D at regenerator | 0 | 1 | 1 | 0 | 1 |

Supervisory sub-channel message formats

A 9-bit field is available in each direction of transmission to allow supervisory information to be provided. This contains an 8-bit data/address field and a one-bit flag used to indicate whether or not the 8-bit field contains valid data.

| ET to NT1 supervisory message command codes | | |
|---------------------------------------------|-------------------------------------------|-------------|
| No. | Supervisory message and destination | S-interface |
| 1 | No supervisory information requested | 1 1111 1111 |
| 2 | ET AGC value | 0 0000 0100 |
| 3 | ET eye closure | 0 0000 0101 |
| 4 | ET eye height | 0 0000 0110 |
| 5 | ET CRC error count | 0 0000 0111 |
| 6 | NT1 AGC value | 0 0001 0000 |
| 7 | NT1 eye closure | 0 0001 0001 |
| 8 | NT1 eye height | 0 0001 0010 |
| 9 | NT1 CRC error count | 0 0001 0011 |
| 11 | Regenerator LT-side receiver AGC | 0 0000 1000 |
| 12 | Regenerator LT-side receiver eye closure | 0 0000 1001 |
| 13 | Regenerator LT-side receiver eye height | 0 0000 1010 |
| 14 | Regenerator LT-side receiver CRC count | 0 0000 1011 |
| 15 | Regenerator NT1-side receiver AGC | 0 0000 1100 |
| 16 | Regenerator NT1-side receiver eye closure | 0 0000 1101 |
| 17 | Regenerator NT1-side receiver eye height | 0 0000 1110 |
| 18 | Regenerator NT1-side CRC count | 0 0000 1111 |

IV.8.3 Protocols and procedures

The maintenance channel is used to set loop backs from the LT. When a maintenance message has been received free from error and implemented, the same message is echoed back from the NT1 to the LT.

The supervisory channel is designed to be used as a compelled system, with a command sent by the LT end until the expected response is received. A delimiting idle message of nine ONEs is employed. All valid messages and responses set the first bit of the nine supervisory bits to a ONE. An 8-bit word can therefore be securely passed across this channel. An example use of the supervision channel is for reporting eye closure information from the NT1 to the LT.

IV.8.4 C_L-channel performing

With a mean 144 kbit/s error rate of 1 in 1000, characterized by a mean burst size of ten, the following performance will be achieved:

- a) 99.8% of all messages will be conveyed within 6 ms.
- b) No more than one message per hour shall be conveyed in more than 18 ms.
- c) The mean erroneous error message rate is less than one per hour with a maximum time to correction of 18 ms.

IV.9 Scrambling

B1-, B2-, D- and C-channel binary data is scrambled as follows:

- a) NT to LT scrambler polynomial

$$1 \oplus x^{-18} \oplus x^{-23} \text{ (where } \oplus \text{ denotes exclusive OR);}$$

- b) LT to NT scrambler polynomial

$$1 \oplus x^{-5} \oplus x^{-23}$$

IV.10 Activation/deactivation

IV.10.1 Signals used for activation

Figure IV.1 illustrates the activation sequence initiated by the ET in terms of function elements (FE) and INFOs.

Figure IV.2 illustrates the activation sequence initiated by the user in terms of function elements (FE) and INFOs.





FIGURE IV.1/G.961
Activation from the network side



T1820340-93/d63

FIGURE IV.2/G.961
Activation from the user side

The definition of the function elements, LT states and NT states used in the activation figures and the state transition tables in this appendix is as follows.

| Definition of FE's LT's and NT's | |
|----------------------------------|-------------------------------------------------------------------------------------------------------------------------|
| Function elements (FE) | |
| FE1 | Activation request for the interface from the ET. |
| FE2 | Line signal detected on the digital section. |
| FE3 | The digital section is activated (in synchronization). |
| FE4 | The user network at the T reference point is activated or a loopback is operated. |
| FE5 | Deactivation request for the digital section. |
| FE6 | The digital section and the interface at the T reference point has been deactivated. |
| FE7 | Error indication. (Loss of synchronization or no line signal detect). |
| NT1 states | |
| NT1 | The NT1 is ready for activation. |
| NT2 | The NT1 is executing the digital section training sequence. |
| NT3 | The NT1 is in synchronization with the LT and the LT to NT1 digital section is capable of error free data transmission. |
| NT4 | Equivalent to state NT3 plus synchronization of the interface at the T reference point. |
| NT5 | The 2B + D data channel through the digital section and across the T reference point is fully operational. |
| NT6 | The NT1 has sent an activate request to the LT and is waiting for a response. |
| NT7 | The NT1 is not active but is not ready for activation. |
| LT states | |
| LT1 | The LT is ready for activation. |
| LT2 | The LT is executing the digital section training sequence. |
| LT3 | The digital section has been correctly activated and is synchronized in both directions. |
| LT4 | Both the digital section and the interface at the T reference point are correctly activated and synchronized. |
| LT5 | The 2B + D data channel through the digital section and across the T reference point is fully operational. |
| LT7 | The LT has ceased transmission over the digital section and is waiting for all line signals to disappear. |

The response of the digital section to the activation request FE1 from the ET or the activation request INFO 1 from the TE is to signal across the digital section by the transmission of a quarter baud rate (27 kHz) wake-up tone.

In the NT1 to LT direction, the duration of this wake-up tone shall not be less than 32 complete cycles of the repetitive data pattern +---+. The tone shall not exceed 10 ms in duration.

In the LT to NT1 direction, the duration of the wake-up tone shall not be less than 32 complete cycles of the repetitive data pattern +---+. The tone shall not exceed 10 ms in duration.

IV.10.2 Definition of internal timers: The activation procedure shall nominally take 120 ms to the point where error free framed transmission can commence.

In the event of the activation procedure failing, or loss of synchronization on either the interface at the T reference point or on the transmission system described herein, a timer is required in the NT to terminate operation. This time shall not exceed 65 ms measured from the point of loss of synchronization; or in the case of activation, measured from the time at which synchronization should be achieved.

It is not essential to employ a timer for the identification of failure to activate or loss of synchronization signalled to the LT. However, where there is no external control of the deactivation procedure applied to the two wire LT termination, a timer not exceeding 65 ms from the time of loss of synchronization or as measured from the time at which activation should have been achieved should be employed.

IV.10.3 Activation procedure

Table IV.2 shows the training sequence signals that should be transmitted to line by the LT and NT1. At the LT, offsets are measured in baud periods from the end of the wake-up tone transmission. At the NT1, offsets are measured in baud periods from the detection of the end of the wake-up tone. For correct operation, it is necessary that the time from the LT completing the wake-up tone burst, to the NT1 detecting the end of wake-up tone is less than or equal to 32 bauds.

The conditional step between the NT1 acquiring synchronization and returning ternary data is included to provide a mechanism by which the optional alignment of LT to NT1 and NT1 to LT frame words can be achieved.

TABLE IV.2/G.961

Activation training sequence

| Offset (bauds) | Duration (bauds) | LT timing signal | LT data | NT timing signal | NT data |
|--------------------|-------------------|------------------|---------------------|------------------|---------------------|
| 0 | 64 | OFF | None | OFF | None |
| 64 | 512 | ON | None | OFF | None |
| 576 | 512 | OFF | None | ON | None |
| 1 088 | 512 | ON | None | OFF | None |
| 1 600 | 512 | OFF | None | ON | None |
| 2 112 | 4096 | ON | PRBS | OFF | None |
| 6 208 | 32 | ON | None | OFF | None |
| 6 240 | 4064 | ON | None | OFF | PRBS |
| 10 304 | (405) (Note 1) | ON | Ternary (Note 1) | OFF | None |
| 10 709 (Note 1) | (405) (Note 2) | ON | Ternary (Note 2) | OFF | Ternary (Note 2) |

PRBS stands for a 511-bit pseudo-random binary sequence generated by the polynomial $(1 \oplus x^4 \oplus x^9)$.

NOTES

1 The transmission of ternary data from the LT to the NT1 from this time onwards is continuous. The NT1 will not return ternary data until it has achieved synchronization, the figure of 405 bauds and the subsequent offset to the next row is intended as a guide to the normal duration for this process.

2 Ternary transmission from NT1 to LT implies that error-free transmission and frame synchronization have been achieved in the NT. Following the LT acquiring synchronization, full duplex 2B + D transmission can commence

IV.10.4 State transition table of the NT

See Table IV.3.

TABLE IV.3/G.961

State transition of the NT

| State | | NT1 Ready for activation | NT2 Training | NT3 Wait for T | NT4 Wait for data valid | NT5 Steady state | NT6 TE activation | NT7 Pending deactivation |
|-----------------------------------------------------------------------------|-----------------------------|--------------------------------|--------------|-------------------|-------------------------------|---------------------|----------------------|--------------------------------|
| Signal transmitted to TE | | I0 | I0 | I2 | I2 | I4 | I0 | |
| Events | | | | | | | | |
| Source | Event | | | | | | | |
| LT | Activate indication [FE1] | NT2 | - | - | - | - | NT2 | - |
| NT1 | In synch. [FE3] | / | NT3 | - | - | - | / | - |
| TE | INFO 3 | / | / | NT4 | - | - | / | - |
| NT1 | Data valid | / | / | / | NT5 | - | / | - |
| TE | Activate indication INFO 1 | NT6 | / | / | / | / | / | - |
| NT1 | Loss of synch. [FE3] | - | NT7 | NT7 | NT7 | NT7 | - | - |
| NT1 | No line signal detect on DS | - | - | - | - | - | - | NT1 |
| - No change / Impossible [] Remote source event DS Digital system | | | | | | | | |

IV.10.5 State transition table of the LT

See Table IV.4.

TABLE IV.4/G.961

State transition table of the LT

| State | | LT1 Ready for activation | LT2 Training | LT3 Dig. sect. active | LT4 T-ref in synch. | LT5 Steady state | | LT7 Pending deact. |
|----------------------------------------------------------------------------------|----------------------------------------|--------------------------------|----------------------|-----------------------------|---------------------------|---------------------|--|--------------------------|
| Signal transmitted to DS | | Inactive | Training sequence | Steady state | Steady state | Steady state | | Inactive |
| Events | | | | | | | | |
| Source ET (Activate request) | Event FE1 | LT2 | / | / | / | / | | – |
| LT | DS in-synch. | / | FE3 LT3 | – | – | – | | / |
| LT | FE2 No line activity LSD → False | / | – | – | – | – | | LT1 |
| NT1 | [INFO 3] Ready for data | / | / | FE4 LT4 | – | – | | / |
| LT | DS loss of synchronization | / | FE7 LT7 | FE7 LT7 | FE7 LT7 | FE7 LT7 | | – |
| ET | FE5 Deactivation request | / | FE7 LT7 | FE7 LT7 | FE7 LT7 | FE7 LT7 | | – |
| ET | Data valid | / | / | / | LT5 | – | | – |
| – No change / Impossible [] Remote source event LSD Line signal detect | | | | | | | | |

IV.10.6 Activation times

The “cold-start” and “warm-start” times will be 120 ms ± 10 ms with all cable combinations permissible. This reliable and repeatable activation time is a result of the specific activation sequence specified in this SU32 standard.

IV.11 Jitter

Jitter performance must be sufficient for the purpose of providing the clock for interface at the T reference point transmission function in accordance with Recommendation I.430.

The SU32 proposal features an orthogonal timing signal superimposed on the data. This leads to stable and low jitter digital phase locked loop timing circuitry being easily achieved.

IV.11.1 to IV.11.3

For further study.

IV.12 Transmitter output characteristic of the NT or LT

IV.12.1 Pulse amplitude

The nominal pulse amplitude shall be zero to peak 1.8 volts. The tolerance on this peak pulse amplitude shall be such that signal power and amplitude versus frequency spectrum performance is as specified in IV.12.

IV.12.2 Pulse shape

The pulse shape is determined by the pulse mask of Figure IV.3.




FIGURE IV.3/G.961

Single pulse mask – 108 kbauds transmitter pulse shaping

IV.12.4 Power spectrum

SU32 has a code spectrum modified by the conditional code rule compared to random ternary signalling. The theoretical power spectrum when using SU32 having full width rectangular pulse shaping with transformer coupling is given in Figure IV.4.

Limits for the transmitted power spectral density are given in Figure IV.5.

Power levels

Signals sent to line must conform to the following criteria, under all operating conditions with 140 ohms resistive termination:

- a) The maximum total transmit power, averaged in any 1 second period must not exceed +11 dBm.
- b) The maximum transmit power average in any 1 second period in any 3 kHz band, below 100 kHz, must be less than 0 dBm. This limit extends down to DC (excluding power feed).
- c) The nominal recommended transmit power will be +9.5 dBm with a tolerance of ± 1 dB.




FIGURE IV.4/G.961
On line power spectral density of SU32 line code




FIGURE IV.5/G.961
Transmitted power spectral density specification

IV.13 Transmitter/receiver termination

IV.13.1 Impedance

The nominal output/input impedance looking towards the NT shall be 140 ohms. The nominal output/input impedance looking towards the LT shall be 140 ohms.

IV.13.2 Return loss

For further study.

IV.13.3 Longitudinal conversion loss

The longitudinal conversion loss in the range 100 Hz to 1.6 times the symbol rate (f_0) shall exceed 46 dB. For a frequency $10 \text{ MHz} > f > 1.6 f_0$, the longitudinal loss shall exceed $46 - 40 \log (f/1.6 f_0)$ dB or 24 dB whichever is greater.